XR16M2750
15
REV. 1.0.0
1.62V TO 3.63V HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
NOTE: Table-B selected as Trigger Table for
FIGURE 8. RECEIVER OPERATION IN NON-FIFO MODE
FIGURE 9. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE
Re ce ive Da ta S h ift
Re g iste r (R S R )
Re ce ive
D a ta B yte
and E rro rs
RHR In te rru p t (IS R b it-2 )
Re ce ive Da ta
H o ld in g R e g iste r
(RHR)
RX F IF O 1
16X or 8X C lock
(E M S R bit-7)
Re c e iv e Da ta Ch a ra c te rs
D a ta B it
V a lidatio n
Erro r
T ags in
LS R b its
4:2
Receive Data Shift
Register (RSR)
RXFIFO1
16X or 8X Clock
(EMSR bit-7)
E
rror
T
ags
(64-
sets)
E
rro
rTa
g
s
in
L
S
R
bi
ts
4:
2
64 bytes by 11-bit
wide
FIFO
Receive Data Characters
FIFO
Trigger=16
Example
:
- RX FIFO trigger level selected at 16
bytes
(See Note Below)
Data fills to
24
Data falls to
8
Data Bit
Validation
Receive
Data FIFO
Receive
Data
Receive Data
Byte and Errors
RHR Interrupt (ISR bit-2) programmed for
desired FIFO trigger level.
FIFO is Enabled by FCR bit-0=1
RTS# de-asserts when data fills above the flow
control trigger level to suspend remote transmitter.
Enable by EFR bit-6=1, MCR bit-1.
RTS# re-asserts when data falls below the flow
control trigger level to restart remote transmitter.
Enable by EFR bit-6=1, MCR bit-1.