- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3761 > XR16L651CM-F (Exar Corporation)IC UART FIFO 32B 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XR16L651CM-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 26/56頁 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 32B 48TQFP |
| 標準包裝： | 250 |
| 特點： | * |
| 通道數(shù)： | 1，UART |
| FIFO's： | 32 字節(jié) |
| 規(guī)程： | 打印機，RS232，RS422，RS485 |
| 電源電壓： | 2.25 V ~ 5.5 V |
| 帶并行端口： | 是 |
| 帶自動流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
XR16L651
á
2.25V TO 5.5V UART WITH 32-BYTE FIFO
REV. 1.3.0
32
MCR[6]: Infrared Encoder/Decoder Enable
Logic 0 is the default unless the IR mode is forced by the ENIR pin. This bit can overwrite the ENIR state after
a power up or reset.
Logic 0 = Enable the standard modem receive and transmit input/output interface (default).
Logic 1 = Enable infrared IrDA receive and transmit inputs/outputs. The TX/RX output/input are routed to the
infrared encoder/decoder. The data input and output levels conform to the IrDA infrared interface
requirement. The infrared TX output is at logic 0 during idle condition. The infrared receive data input polarity
is also logic 0, however, it may be inverted when using an infrared module that provides inverted signal
output. Use register XFR bit-1 to invert the receive input signal level going to the infrared decoder. Also see
XFR bit-0 for half-duplex operation where the receiver can be disabled while transmitting.
MCR[7]: Clock Prescaler Select
Logic 0 = Divide by one. The input clock from the crystal or external clock is fed directly to the Programmable
Baud Rate Generator without further modification, i.e., divide by one (default).
Logic 1 = Divide by four. The prescaler divides the input clock from the crystal or external clock by four and
feeds it to the Programmable Baud Rate Generator, hence, data rates become one forth.
4.8
Line Status Register (LSR) - Read Only
This register provides the status of data transfers between the UART and the host.
LSR[0]: Receive Data Ready Indicator
Logic 0 = No data in receive holding register or RX FIFO (default).
Logic 1 = Data has been received and is saved in the receive holding register or RX FIFO.
LSR[1]: Receiver Overrun Flag
Logic 0 = No overrun error (default).
Logic 1 = Overrun error. A data overrun error condition occurred in the receive shift register. This happens
when additional data arrives while the FIFO is full. In this case the previous data in the receive shift register
is overwritten. Note that under this condition the data byte in the receive shift register is not transferred into
the FIFO, therefore the data in the FIFO is not corrupted by the error. If IER bit-2 is enabled, an interrupt is
generated immediately.
LSR[2]: Receive Data Parity Error Flag
Logic 0 = No parity error (default).
Logic 1 = Parity error. The receive character in RHR does not have correct parity information and is suspect.
This error is associated with the character available for reading in RHR. If IER bit-2 is enabled, an interrupt
is generated when the character is available in the RHR (XFR[3] = 0) or when the character is received
(XFR[3] = 1).
LSR[3]: Receive Data Framing Error Flag
Logic 0 = No framing error (default).
Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with
the character available for reading in RHR. If IER bit-2 is enabled, an interrupt is generated when the
character is available in the RHR (XFR[3] = 0) or when the character is received (XFR[3] = 1).
LSR[4]: Receive Break Flag
Logic 0 = No break condition (default).
Logic 1 = The receiver received a break signal (RX was a logic 0 for at least one character frame time). In the
FIFO mode, only one break character is loaded into the FIFO. The break indication is cleared when LSR is
read, but the RX input may still be a logic 0. If IER bit-2 is enabled, an interrupt is generated when the
character is available in the RHR (XFR[3] = 0) or when the character is received (XFR[3] = 1).
相關PDF資料 |
PDF描述 |
|---|---|
| XR68C92IJTR-F | DUAL CHANNEL UART 44PLCC |
| XR68C192CVTR-F | IC UART FIFI DUAL 44LQFP |
| ST16C650AIQ48-F | IC UART FIFO 32B 48TQFP |
| XR16L2450IM-F | IC UART FIFO 1B DUAL 48TQFP |
| XR68C192CJTR-F | IC UART FIFI DUAL 44PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XR16L651CMTR-F | 制造商:Exar Corporation 功能描述:UART 1-CH 32Byte FIFO 2.5V/3.3V/5V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XR16L651CMTR-F |
| XR16L651IM | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
| XR16L651IM-F | 功能描述:UART 接口集成電路 UARTW/32BYTEFIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16L651IMTR-F | 制造商:Exar Corporation 功能描述:UART 1-CH 32Byte FIFO 2.5V/3.3V/5V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XR16L651IMTR-F |
| XR16L784 | 制造商:EXAR 制造商全稱:EXAR 功能描述:HIGH PERFORMANCE 2.97V TO 5.5V QUAD UART |
發(fā)布緊急采購，3分鐘左右您將得到回復。