參數(shù)資料
型號(hào): XCS30-3PQ208C
廠商: Xilinx Inc
文件頁(yè)數(shù): 34/83頁(yè)
文件大小: 0K
描述: IC FPGA 5V C-TEMP 208-PQFP
產(chǎn)品變化通告: Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
標(biāo)準(zhǔn)包裝: 24
系列: Spartan®
LAB/CLB數(shù): 576
邏輯元件/單元數(shù): 1368
RAM 位總計(jì): 18432
輸入/輸出數(shù): 169
門(mén)數(shù): 30000
電源電壓: 4.75 V ~ 5.25 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
Spartan and Spartan-XL FPGA Families Data Sheet
4
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
A CLB can implement any of the following functions:
Any function of up to four variables, plus any second
function of up to four unrelated variables, plus any third
function of up to three unrelated variables
Note: When three separate functions are generated, one of
the function outputs must be captured in a flip-flop internal to
the CLB. Only two unregistered function generator outputs
are available from the CLB.
Any single function of five variables
Any function of four variables together with some
functions of six variables
Some functions of up to nine variables.
Implementing wide functions in a single block reduces both
the number of blocks required and the delay in the signal
path, achieving both increased capacity and speed.
The versatility of the CLB function generators significantly
improves system speed. In addition, the design-software
tools can deal with each function generator independently.
This flexibility improves cell usage.
Flip-Flops
Each CLB contains two flip-flops that can be used to regis-
ter (store) the function generator outputs. The flip-flops and
function generators can also be used independently (see
Figure 2). The CLB input DIN can be used as a direct input
to either of the two flip-flops. H1 can also drive either
flip-flop via the H-LUT with a slight additional delay.
The two flip-flops have common clock (CK), clock enable
(EC) and set/reset (SR) inputs. Internally both flip-flops are
also controlled by a global initialization signal (GSR) which
is described in detail in Global Signals: GSR and GTS,
Latches (Spartan-XL Family Only)
The Spartan-XL family CLB storage elements can also be
configured as latches. The two latches have common clock
(K) and clock enable (EC) inputs. Functionality of the stor-
age element is described in Table 2.
Figure 2: Spartan/XL Simplified CLB Logic Diagram (some features not shown)
G4
G
H1
F
G4
G3
G2
G1
DYQ
Y
X
SR
CK
EC
Q
G1
SR
H1
DIN
G
H
Logic
Function
of
G1-G4
Logic
Function
of
F-G-H1
Multiplexer Controlled
by Configuration Program
G-LUT
F4
F3
F2
F1
K
EC
G
Logic
Function
of
F1-F4
F-LUT
H-LUT
A
B
DXQ
SR
CK
EC
Q
DS060_02_0506 01
相關(guān)PDF資料
PDF描述
65801-166LF CLINCHER RECEPTACLE ASSY GOLD
XCS30-3BG256C IC FPGA 5V C-TEMP 256-PBGA
MPC860PVR80D4R2 IC MPU POWERQUICC 80MHZ 357PBGA
IDT71T75602S133BG8 IC SRAM 18MBIT 133MHZ 119BGA
IDT71T75602S100BGG8 IC SRAM 18MBIT 100MHZ 119BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30-3PQ208I 功能描述:IC FPGA 5V I-TEMP 208-PQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Spartan® 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門(mén)數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱(chēng):122-1789
XCS30-3PQ208I0167 制造商:Xilinx 功能描述:
XCS30-3PQ240C 功能描述:IC FPGA 5V C-TEMP 240-PQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Spartan® 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門(mén)數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類(lèi)型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱(chēng):122-1789
XCS30-3PQ240I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3PQ256C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays