參數(shù)資料
型號(hào)： XCS05XL-3PC84I
廠商： XILINX INC
元件分類(lèi)： FPGA
英文描述： Spartan and Spartan-XL Families Field Programmable Gate Arrays
中文描述： FPGA, 100 CLBS, 2000 GATES, PQCC84
封裝： PLASTIC, LCC-84
文件頁(yè)數(shù)： 28/66頁(yè)
文件大?。?/td> 809K
代理商： XCS05XL-3PC84I
R
Spartan and Spartan-XL Families Field Programmable Gate Arrays
4-28
DS060 (v1.5) March 2, 2000
LEGEND:
A selection of CRC or non-CRC error checking is allowed
by the bitstream generation software. The Spartan-XL
Express mode only supports non-CRC error checking. The
non-CRC
error
checking
end-of-frame field for each frame. For CRC error checking,
the software calculates a running CRC and inserts a unique
four-bit partial check at the end of each frame. The 11-bit
CRC check of the last frame of an FPGA includes the last
seven data bits.
tests
for
a
designated
Detection of an error results in the suspension of data load-
ing before DONE goes High, and the pulling down of the
INIT pin. In Master serial mode, CCLK continues to operate
externally. The user must detect INIT and initialize a new
configuration by pulsing the PROGRAM pin Low or cycling
V
CC
.
Cyclic Redundancy Check (CRC) for Configura-
tion and Readback
The Cyclic Redundancy Check is a method of error detec-
tion in data transmission applications. Generally, the trans-
mitting system performs a calculation on the serial
bitstream. The result of this calculation is tagged onto the
data stream as additional check bits. The receiving system
performs an identical calculation on the bitstream and com-
pares the result with the received checksum.
Each data frame of the configuration bitstream has four
error bits at the end, as shown in
Table 16
. If a frame data
error is detected during the loading of the FPGA, the con-
figuration process with a potentially corrupted bitstream is
terminated. The FPGA pulls the INIT pin Low and goes into
a Wait state.
Table 16: Spartan/XL Data Stream Formats
Data Type
Serial Modes
(D0...)
Express Mode
(D0-D7)
(Spartan-XL only)
FFFFh
11110010b
COUNT(23:0)
1
—
11010010b
11111110b
DATA(n-1:0)
11010010b
Fill Byte
Preamble Code
Length Count
Fill Bits
Field Check Code
Start Field
Data Frame
CRC or Constant
Field Check
Extend Write Cycle
—
Postamble
Start-Up Bytes
11111111b
0010b
COUNT(23:0)
1111b
—
0b
DATA(n-1:0)
xxxx (CRC)
or 0110b
FFFFFFFFFFh
—
FFFFFFFFFFFFFFh
2
01111111b
FFh
Unshaded
Light
Dark
Note 1: Not used by configuration logic.
Note 2: Development system may add more start-up
bytes.
Once per bitstream
Once per data frame
Once per device
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
XCS05XL-3PQ144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG100C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG100I Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG144I Spartan and Spartan-XL Families Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS05XL-3PQ100C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05XL-3PQ100I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05XL-3PQ144C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05XL-3PQ144I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05XL-3PQ208C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan and Spartan-XL FPGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*