R
Internal Timing Parameters
(1,2)
Symbol
Parameter
-7
-10
-12
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Buffer Delays
T
IN
T
FIN
T
GCK
T
OUT
T
EN
Internal Register and Combinatorial Delays
Input buffer delay
-
2.5
-
3.3
-
4.0
ns
Fast input buffer delay
-
2.2
-
2.8
-
3.3
ns
Global clock buffer delay
-
1.0
-
1.3
-
1.5
ns
Output buffer delay
-
2.5
-
2.8
-
3.3
ns
Output buffer enable/disable delay
-
4.5
-
5.2
-
6.0
ns
T
LDI
T
SUI
T
HI
T
ECSU
T
ECHO
T
COI
T
AOI
T
RAI
T
LOGI1
T
LOGI2
Feedback Delays
Latch transparent delay
-
1.3
-
1.6
-
2.0
ns
Register setup time
0.8
-
1.0
-
1.2
-
ns
Register hold time
0.3
-
0.5
-
0.7
-
ns
Register clock enable setup time
2.0
-
2.5
-
3.0
-
ns
Register clock enable hold time
3.0
-
4.5
-
5.5
-
ns
Register clock to output delay
-
1.0
-
1.3
-
1.6
ns
Register async. S/R to output delay
-
2.0
-
2.0
-
2.2
ns
Register async. recovery
-
5.0
-
7.0
-
8.0
ns
Internal logic delay (single p-term)
-
2.0
-
2.5
-
3.0
ns
Internal logic delay (PLA OR term)
-
2.5
-
3.5
-
4.2
ns
T
F
ZIA delay
-
2.8
-
3.7
-
4.4
ns
Time Adders
T
LOGI3
T
UDA
T
SLEW
Fold-back NAND delay
-
6.0
-
8.0
-
9.5
ns
Universal delay
-
2.0
-
2.5
-
3.0
ns
Slew rate limited delay
-
4.0
-
5.0
-
6.0
ns
Notes:
1.
2.
These parameters guaranteed by design and/or characterization, not testing.
See XPLA3 family data sheet (
DS012
) for the timing model.