- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19910 > XCF01SVO20C (Xilinx Inc)IC PROM IN SYST PRG 3.3V 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | XCF01SVO20C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 3/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROM IN SYST PRG 3.3V 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 存儲(chǔ)容量： | 1Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
11
R
Reset and Power-On Reset Activation
At power up, the device requires the VCCINT power supply to
monotonically rise to the nominal operating voltage within
the specified VCCINT rise time. If the power supply cannot
meet this requirement, then the device might not perform
power-on reset properly. During the power-up sequence,
OE/RESET is held Low by the PROM. Once the required
supplies have reached their respective POR (Power On
Reset) thresholds, the OE/RESET release is delayed (TOER
minimum) to allow more margin for the power supplies to
stabilize before initiating configuration. The OE/RESET pin
is connected to an external 4.7 k
Ω pull-up resistor and also
to the target FPGA's INIT pin. For systems utilizing slow-
rising power supplies, an additional power monitoring circuit
can be used to delay the target configuration until the
system power reaches minimum operating voltages by
holding the OE/RESET pin Low. When OE/RESET is
released, the FPGA’s INIT pin is pulled High allowing the
FPGA's configuration sequence to begin. If the power drops
below the power-down threshold (VCCPD), the PROM resets
and OE/RESET is again held Low until the after the POR
threshold is reached. OE/RESET polarity is not
programmable. These power-up requirements are shown
graphically in Figure 6.
For a fully powered Platform Flash PROM, a reset occurs
whenever OE/RESET is asserted (Low) or CE is deasserted
(High). The address counter is reset, CEO is driven High, and
the remaining outputs are placed in a high-impedance state.
Note:
1.
The XCFxxS PROM only requires VCCINT to rise above
its POR threshold before releasing OE/RESET.
2.
The XCFxxP PROM requires both VCCINT to rise above its
POR threshold and for VCCO to reach the recommended
operating voltage level before releasing OE/RESET.
I/O Input Voltage Tolerance and Power Sequencing
The I/Os on each re-programmable Platform Flash PROM
are fully 3.3V-tolerant. This allows 3V CMOS signals to
connect directly to the inputs without damage. The core
power supply (VCCINT), JTAG pin power supply (VCCJ),
output power supply (VCCO), and external 3V CMOS I/O
signals can be applied in any order.
Additionally, for the XCFxxS PROM only, when VCCO is
supplied at 2.5V or 3.3V and VCCINT is supplied at 3.3V, the
I/Os are 5V-tolerant. This allows 5V CMOS signals to
connect directly to the inputs on a powered XCFxxS PROM
without damage. Failure to power the PROM correctly while
supplying a 5V input signal can result in damage to the
XCFxxS device.
X-Ref Target - Figure 6
Figure 6: Platform Flash PROM Power-Up Requirements
TOER
VCCINT
VCCPOR
VCCPD
200 s ramp
50 ms ramp
TOER
TRST
TIME (ms)
A slow-ramping VCCINT supply may still
be below the minimum operating
voltage when OE/RESET is released.
In this case, the configuration
sequence must be delayed until both
VCCINT and VCCO have reached their
recommended operating conditions.
Recommended Operating Range
Delay or Restart
Configuration
ds123_21_103103
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSC36DREH-S93 | CONN EDGECARD 72POS .100 EYELET |
| EBM15DCCS | CONN EDGECARD 30POS R/A .156 SLD |
| EPC2TC32N | IC CONFIG DEVICE 1.6MBIT 32-TQFP |
| V24C48H100B2 | CONVERTER MOD DC/DC 48V 100W |
| GSC43DRTN-S93 | CONN EDGECARD 86POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF01SVO20C0100 | 制造商:Xilinx 功能描述:IC SYSTEM GATE |
| XCF01SVO20C0909 | 制造商:Xilinx 功能描述: |
| XCF01SVO20C0936 | 制造商:Xilinx 功能描述:IC SYSTEM GATE |
| XCF01SVO48 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF01SVOG20C | 功能描述:IC PROM SRL FOR 1M GATE 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。