- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19910 > XCF01SVO20C (Xilinx Inc)IC PROM IN SYST PRG 3.3V 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | XCF01SVO20C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 27/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROM IN SYST PRG 3.3V 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 存儲容量： | 1Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Platform Flash In-System Programmable Configuration PROMs
DS123 (v2.18) May 19, 2010
Product Specification
33
R
07/20/04
2.4
Added Pb-free package options VOG20, FSG48, and VOG48.
Figure 6, page 16, and Figure 7, page 17: Corrected connection name for FPGA DOUT
(OPTIONAL Daisy-chained Slave FPGAs with different configurations) from DOUT to DIN.
information can be found in Package User Guide.)
Table 2, page 3: Removed reference to XC2VP125 FPGA.
10/18/04
2.5
Table 1, page 1: Broke out VCCO / VCCJ into two separate columns.
Table 9, page 9: Added clarification of ID code die revision bits.
Table 10, page 10: Deleted TCKMIN2 (bypass mode) and renamed TCKMIN1 to TCKMIN.
Added most parameter values for XCF08P, XCF16P, XCF32P devices.
Added Footnote (1) to ICCO specifying no-load conditions.
Added most parameter values for XCF08P, XCF16P, XCF32P devices.
Expanded Footnote (1) to include XCF08P, XCF16P, XCF32P devices.
Added Footnote (8) through (11) relating to CLKOUT conditions for various parameters.
Added rows to TCYC specifying parameters for parallel mode.
Added rows specifying parameters with decompression for TCLKO, TCOH, TFF, TSF.
Added TDDC (setup time with decompression).
Added most parameter values for XCF08P, XCF16P, XCF32P devices.
Separated Footnote (5) into Footnotes (5) and (6) to specify different derivations of TCYC,
depending on whether dual-purpose configuration pins persist as configuration pins, or
become general I/O pins after configuration.
03/14/05
2.6
Added Virtex-4 LX/FX/SX configuration data to Table 2.
Corrected Virtex-II configuration data in Table 2.
Corrected Virtex-II Pro configuration data in Table 2.
Added Spartan-3L configuration data to Table 2.
Added Spartan-3E configuration data to Table 2.
Paragraph added to FPGA Master SelectMAP (Parallel) Mode (1).
Changes to DC Characteristics
IIHP.
Changes to AC Characteristics
Minor changes to grammar and punctuation.
Added explanation of "Preliminary" to DC and AC Electrical Characteristics.
07/11/05
2.7
Move from "Preliminary" to "Product Specification"
Corrections to Virtex-4 configuration bitstream values
Minor changes to Figure 7, page 17, Figure 12, page 22, Figure 13, page 23, and Figure 16,
page 31
Change to "Internal Oscillator," page 8 description
Change to "CLKOUT," page 8 description
12/29/05
2.8
Update to the first paragraph of "IEEE 1149.1 Boundary-Scan (JTAG)," page 5.
Added JTAG cautionary note to Page 5.
Corrected logic values for Erase/Program (ER/PROG) Status field, IR[4], listed under "XCFxxP
Date
Version
Revision
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSC36DREH-S93 | CONN EDGECARD 72POS .100 EYELET |
| EBM15DCCS | CONN EDGECARD 30POS R/A .156 SLD |
| EPC2TC32N | IC CONFIG DEVICE 1.6MBIT 32-TQFP |
| V24C48H100B2 | CONVERTER MOD DC/DC 48V 100W |
| GSC43DRTN-S93 | CONN EDGECARD 86POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF01SVO20C0100 | 制造商:Xilinx 功能描述:IC SYSTEM GATE |
| XCF01SVO20C0909 | 制造商:Xilinx 功能描述: |
| XCF01SVO20C0936 | 制造商:Xilinx 功能描述:IC SYSTEM GATE |
| XCF01SVO48 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF01SVOG20C | 功能描述:IC PROM SRL FOR 1M GATE 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。