- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225573 > XC7K420T-1FFG901C (XILINX INC) FPGA, PBGA900 PDF資料下載
參數(shù)資料
| 型號： | XC7K420T-1FFG901C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | FPGA, PBGA900 |
| 封裝： | LEAD FREE, FBGA-900 |
| 文件頁數(shù)： | 40/50頁 |
| 文件大?。?/td> | 1218K |
| 代理商： | XC7K420T-1FFG901C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Kintex-7 FPGAs Data Sheet: DC and Switching Characteristics
DS182 (v1.1) April 1, 2011
Advance Product Specification
45
Kintex-7 Device Pin-to-Pin Output Parameter Guidelines
All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are
listed in Table 47. Values are expressed in nanoseconds unless otherwise noted.
Table 47: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)
Symbol
Description
Device
Speed Grade
Units
-3
-2
-1
-1L
LVCMOS Clock-Capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, without MMCM/PLL.
TICKOF
Clock-capable clock input and OUTFF
without MMCM/PLL (near clock region)
XC7K70T
6.36
7.02
8.04
ns
XC7K160T
6.18
6.83
7.82
ns
XC7K325T
7.03
7.77
8.89
ns
XC7K355T
ns
XC7K410T
7.16
7.90
9.04
ns
XC7K420T
ns
XC7K480T
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
Table 48: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)
Symbol
Description
Device
Speed Grade
Units
-3
-2
-1
-1L
LVCMOS Clock-Capable Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, without MMCM/PLL.
TICKOF_FAR
Clock-capable clock input and OUTFF
without MMCM/PLL (far clock region)
XC7K70T
6.61
7.30
8.35
ns
XC7K160T
6.70
7.39
8.45
ns
XC7K325T
7.55
8.33
9.52
ns
XC7K355T
ns
XC7K410T
7.67
8.46
9.67
ns
XC7K420T
ns
XC7K480T
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC7K420T-1FFG901E | FPGA, PBGA900 |
| XC7K420T-1FFG901I | FPGA, PBGA900 |
| XC7K420T-1LFFG1156C | FPGA, PBGA1156 |
| XC7K420T-1LFFG1156E | FPGA, PBGA1156 |
| XC7K420T-1LFFG1156I | FPGA, PBGA1156 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC7K420T-1FFG901I | 制造商:Xilinx 功能描述:KINTEX-7 - Trays 制造商:Xilinx 功能描述:IC FPGA 380 I/O 901FCBGA 制造商:Xilinx 功能描述:IC FPGA 420K KINTEX-7 901FBGA |
| XC7K420T-2FF1156C | 制造商:Xilinx 功能描述:KINTEX-7 - Trays 制造商:Xilinx 功能描述:IC FPGA 400 I/O 1156FCBGA |
| XC7K420T-2FF1156I | 制造商:Xilinx 功能描述:KINTEX-7 - Trays 制造商:Xilinx 功能描述:IC FPGA 400 I/O 1156FCBGA |
| XC7K420T-2FF901C | 制造商:Xilinx 功能描述:KINTEX-7 - Trays 制造商:Xilinx 功能描述:IC FPGA 420K KINTEX-7 901FBGA |
| XC7K420T-2FF901I | 制造商:Xilinx 功能描述:KINTEX-7 - Trays 制造商:Xilinx 功能描述:IC FPGA 380 I/O 901FCBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。