
General Description
Advance Information
68HC(9)12D60 — Rev 4.0
30
General Description
MOTOROLA
Figure 1-2. 68HC(9)12D60 80-pin QFP Block Diagram
PT0
PT1
PT2
PT3
PT4
PT5
PT6
PT7
TxCAN
RxCAN
D
P
KWG3
KWG2
KWG1
KWG0
PG7
KWG6
KWG4
PG4
D
P
PH4
KWH3
KWH2
KWH1
KWH0
KWH7
KWH6
KWH4
PGPUD(VDD)
PHPUD(VSS)
IOC0
IOC1
IOC2
IOC3
IOC4
IOC5
IOC6
IOC7
D
P
60K byte flash EEPROM
*
60K byte ROM
$
2K byte RAM
P
Enhanced
capture
timer
SPI
D
P
PE2
PE3
PE4
PE5
PE6
PE7
VSSAD
RESET
EXTAL
PW0
PW1
PW2
PW3
PWM
D
P
PP0
PP1
PP2
PP3
VDD
×
2
VSS
×
2
SCI0 (MI BUS)
RxD0
TxD0
RxD1
TxD1
SISO/MISO
MOMI/MOSI
SCK
SS
PS0
PS1
PS2
PS3
PS4
PS5
PS6
PS7
1K byte EEPROM
PE1
BKGD
SCI1
VFP
*
§
CPU12
Periodic interrupt
COP watchdog
Clock monitor
Breakpoints
Single-wire
background
debug module
PLL
VSSPLL
VDXFC
CAN
DDRA
PORT A
DDRB
PORT B
P
A
P
A
P
A
P
P
P
A
P
A
P
A
P
P
P
P
P
P
P
P
D
D
Multiplexed Address/Data Bus
A
A
D
D
D
D
Narrow bus
D
D
D
D
D
D
D
D
A
A
A
A
A
A
A
A
D
D
D
D
D
D
D
D
P
PAD04
PAD05
PAD06
PAD07
VRH0
VDDAD
PAD00
PAD01
PAD03
AN04
AN05
AN06
AN07
VVRL0
VSSAD
VRH0
AN00
AN01
AN03
ATD0
I/O
D
D
Wide
bus
PCAN1
PCAN0
VDDX
×
2
VSSX
×
2
Power for internal circuitry
Power for I/O drivers
PP4
PP5
PP6
PP7
D
P
PCAN7
PCAN6
PCAN5
PCAN4
PCAN3
PCAN2
MODB/IPIPE1/CGMTST
DBE/CAL/ECLK
IRQ
ECLK
XIRQ
Lite
integration
module
(LIM)
P
AN14
AN15
AN16
AN17
VVRL1
VSSAD
VRH1
AN10
AN11
AN13
ATD1
* 68HC912D60 only
$ 68HC12D60 only
§ On the 68HC12D60 this pin is not connected and can be tied to 5V or 12V without effect.
Several I/O on ports G, H and CAN are unavailable externally on the 80-pin QFP package. These in-
ternal pins should either be defined as outputs or have their pull-ups/downs enabled.
Notes:
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.