參數(shù)資料
型號(hào)： XC4VFX12-10SF363I
廠商： Xilinx Inc
文件頁數(shù)： 21/58頁
文件大小： 0K
描述： IC FPGA VIRTEX-4FX 363FCBGA
標(biāo)準(zhǔn)包裝： 90
系列： Virtex®-4 FX
LAB/CLB數(shù)： 1368
邏輯元件/單元數(shù)： 12312
RAM 位總計(jì)： 663552
輸入/輸出數(shù)： 240
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 363-FBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 363-FCBGA（17x17）
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
28
Input Serializer/Deserializer Switching Characteristics
Table 34: ISERDES Switching Characteristics
Symbol
Description
Speed Grade
Units
-12
-11
-10
Setup/Hold for Control Lines
TISCCK_BITSLIP / TISCKC_BITSLIP
BITSLIP pin Setup/Hold with respect to CLKDIV
0.28
–0.20
0.34
–0.16
0.40
–0.13
ns
TISCCK_CE / TISCKC_CE(2)
CE pin Setup/Hold with respect to CLK (for CE1)
0.48
–0.37
0.57
–0.30
0.69
–0.25
ns
TISCCK_CE2 / TISCKC_CE2(2)
CE pin Setup/Hold with respect to CLKDIV (for CE2)
0.11
–0.04
0.14
–0.03
0.16
–0.02
ns
TISCCK_DLYCE / TISCKC_DLYCE
DLYCE pin Setup/Hold with respect to CLKDIV
0.16
0.11
0.19
0.13
0.23
0.16
ns
TISCCK_DLYINC / TISCKC_DLYINC
DLYINC pin Setup/Hold with respect to CLKDIV
0.01
0.36
0.01
0.43
0.01
0.51
ns
TISCCK_DLYRST / TISCKC_DLYRST
DLYRST pin Setup/Hold with respect to CLKDIV
–0.03
0.37
–0.02
0.45
–0.02
0.54
ns
TISCCK_SR
SR pin Setup with respect to CLKDIV
0.64
0.77
0.92
ns
Setup/Hold for Data Lines
TISDCK_D / TISCKD_D
D pin Setup/Hold with respect to CLK
(IOBDELAY = IBUF or NONE)
0.24
–0.11
0.28
–0.11
0.34
–0.11
ns
D pin Setup/Hold with respect to CLK
(IOBDELAY = IFD or BOTH,
IOBDELAY_TYPE = DEFAULT)
6.64
–6.51
7.63
–6.51
8.84
–6.51
ns
D pin Setup/Hold with respect to CLK(1)
(IOBDELAY = IFD or BOTH,
IOBDELAY_TYPE = FIXED, IOBDELAY_VALUE = 0)
0.81
–0.68
0.87
–0.68
1.08
–0.68
ns
TISDCK_DDR / TISCKD_DDR
D pin Setup/Hold with respect to CLK at DDR mode
(IOBDELAY = IBUF or NONE)
0.24
–0.11
0.28
–0.11
0.34
–0.11
ns
D pin Setup/Hold with respect to CLK at DDR mode
(IOBDELAY = IFD or BOTH,
IOBDELAY_TYPE = DEFAULT)
6.64
–6.51
7.63
–6.51
8.84
–6.51
ns
D pin Setup/Hold with respect to CLK at DDR mode(1)
(IOBDELAY = IFD or BOTH,
IOBDELAY_TYPE = FIXED, IOBDELAY_VALUE = 0)
0.81
–0.68
0.87
–0.68
1.08
–0.68
ns
Sequential Delays
TISCKO_Q
CLKDIV to out at Q pin
0.59
0.71
0.85
ns
Propagation Delays
TISDO_DO_IOBDELAY_IFD
D input to DO output pin (IOBDELAY = IFD)
0.17
0.20
0.24
ns
TISDO_DO_IOBDELAY_NONE
D input to DO output pin (IOBDELAY = NONE)
0.17
0.20
0.24
ns
TISDO_DO_IOBDELAY_BOTH
D input to DO output pin (IOBDELAY = BOTH,
IOBDELAY_TYPE = DEFAULT)
6.00
6.91
7.96
ns
D input to DO output pin(1) (IOBDELAY = BOTH,
IOBDELAY_TYPE = FIXED, IOBDELAY_VALUE = 0)
0.74
0.79
0.99
ns
TISDO_DO_IOBDELAY_IBUF
D input to DO output pin (IOBDELAY = IBUF,
IOBDELAY_TYPE = DEFAULT)
6.00
6.91
7.96
ns
D input to DO output pin(1) (IOBDELAY = IBUF,
IOBDELAY_TYPE = FIXED, IOBDELAY_VALUE = 0)
0.74
0.79
0.99
ns
Notes:
1.
Recorded at 0 tap value. Refer to Timing Report for other values.
2.
TISCCK_CE2 and TISCKC_CE2 are reported as TISCCK_CE / TISCKC_CE in TRCE report.
相關(guān)PDF資料
PDF描述
XC6SLX100-3FG676I IC FPGA SPARTAN 6 676FGGBGA
SST25VF020-20-4I-QAE-T IC FLASH SER 2MB 20MHZ SPI 8WSON
SST25VF020-20-4C-SAE-T IC FLASH SER 2MB 20MHZ SPI 8SOIC
25AA128-I/SM IC EEPROM 128KBIT 10MHZ 8SOIC
XC6SLX100-3FGG676I IC FPGA SPARTAN 6 101K 676FGGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VFX12-10SFG363C 功能描述:IC FPGA VIRTEX-4 FX 12K 363FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX12-10SFG363I 功能描述:IC FPGA VIRTEX-4 FX 12K 363FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX12-11FF668C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 12312 CELLS 90NM 1.2V 668FCBGA - Trays
XC4VFX12-11FF668I 功能描述:IC FPGA VIRTEX-4FX 668FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VFX12-11FFG668C 功能描述:IC FPGA VIRTEX-4 FX 12K 668FCBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Virtex®-4 FX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*