參數(shù)資料
型號(hào): XC4VFX100-10FF1517I
廠商: XILINX INC
元件分類: FPGA
英文描述: FPGA, 10544 CLBS, 1028 MHz, PBGA1517
封裝: FBGA-1517
文件頁數(shù): 6/58頁
文件大?。?/td> 1863K
代理商: XC4VFX100-10FF1517I
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
14
Table 16: Processor Block Switching Characteristics
Description
Symbol
Speed Grade
Units
-12
-11
-10
Setup and Hold Relative to Clock (CPMC405CLOCK)
Clock and Power Management control inputs
TPPCDCK_CORECKI/
TPPCCKD_CORECKI
0.60
0.20
0.65
0.20
0.74
0.23
ns, Min
Reset control inputs
TPPCDCK_RSTCHIP/
TPPCCKD_RSTCHIP
0.60
0.20
0.65
0.20
0.74
0.23
ns, Min
Debug control inputs
TPPCDCK_EXBUSHAK/
TPPCCKD_EXBUSHAK
0.60
0.20
0.65
0.20
0.74
0.23
ns, Min
Trace control inputs
TPPCDCK_TRCDIS/
TPPCCKD_TRCDIS
0.60
0.20
0.65
0.20
0.74
0.23
ns, Min
External Interrupt Controller control inputs
TPPCDCK_CINPIRQ/
TPPCCKD_CINPIRQ
1.04
0.20
1.15
0.20
1.40
0.23
ns, Min
Clock to Out
Clock and Power Management control outputs
TPPCCKO_CORESLP
1.35
1.51
1.74
ns, Max
Reset control outputs
TPPCCKO_RSTCHIP
1.441.591.83
ns, Max
Debug control outputs
TPPCCKO_DBGLDAPU
1.34
1.48
1.70
ns, Max
Trace control outputs
TPPCCKO_TRCCYCLE
1.52
1.68
1.83
ns, Max
Clock
CPMC405CLOCK minimum pulse width, High
TCPWH
1.11
1.25
1.43
ns, Min
CPMC405CLOCK minimum pulse width, Low
TCPWL
1.11
1.25
1.43
ns, Min
Table 17: Processor Block PLB Switching Characteristics
Description
Symbol
Speed Grade
Units
-12
-11
-10
Setup and Hold Relative to Clock (PLBCLK)
Processor Local Bus (ICU/DCU) control inputs
TPPCDCK_ICUBUSY/
TPPCCKD_ICUBUSY
0.60
0.20
0.66
0.20
0.76
0.23
ns, Min
Processor Local Bus (ICU/DCU) data inputs
TPPCDCK_ICURDDB/
TPPCCKD_ICURDDB
0.90
0.20
1.00
0.20
1.15
0.23
ns, Min
Clock to Out
Processor Local Bus (ICU/DCU) control outputs
TPPCCKO_DCUABORT
1.61
1.78
2.05
ns, Max
Processor Local Bus (ICU/DCU) address bus outputs
TPPCCKO_ICUABUS
1.66
1.85
2.13
ns, Max
Processor Local Bus (ICU/DCU) data bus outputs
TPPCCKO_DCUWRDBUS
2.08
2.24
2.57
ns, Max
Table 18: Processor Block JTAG Switching Characteristics
Description
Symbol
Speed Grade
Units
-12
-11
-10
Setup and Hold Relative to Clock (JTAGC405TCK)
JTAG control inputs
TPPCDCK_JTGTDI
TPPCCKD_JTGTDI
1.16
0.20
1.29
0.20
1.48
0.23
ns, Min
JTAG reset input
TPPCDCK_JTGTRSTN
TPPCCKD_JTGTRSTN
0.60
0.20
0.65
0.20
0.74
0.23
ns, Min
Clock to Out
JTAG control outputs
TPPCCKO_JTGTDO
1.68
1.79
2.14
ns, Max
相關(guān)PDF資料
PDF描述
XC4VFX100-11FF1152I FPGA, 10544 CLBS, 1181 MHz, PBGA1152
XC4VFX100-11FF1517I FPGA, 10544 CLBS, 1181 MHz, PBGA1517
XC4VFX100-10FFG1152I FPGA, 10544 CLBS, 1028 MHz, PBGA1152
XC4VFX100-10FFG1517I FPGA, 10544 CLBS, 1028 MHz, PBGA1517
XC4VFX100-11FFG1152I FPGA, 10544 CLBS, 1181 MHz, PBGA1152
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VFX100-10FF1517I4020 制造商:Xilinx 功能描述:
XC4VFX100-10FF1517IES1 制造商:Xilinx 功能描述:
XC4VFX100-10FFG1152C 功能描述:IC FPGA VIRTEX-4FX 100K 1152FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VFX100-10FFG1152I 功能描述:IC FPGA VIRTEX-4FX 100K 1152FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VFX100-10FFG1517C 功能描述:IC FPGA VIRTEX-4FX 100K 1517FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 FX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)