參數(shù)資料
型號： XC4025
廠商： Xilinx, Inc.
英文描述： Logic Cell Array Family
中文描述： 邏輯單元陣列系列
文件頁數(shù)： 4/22頁
文件大?。?/td> 219K
代理商： XC4025
2-50
XC4000 Logic Cell Array Family
Speed Grade
-6
-5
-4
Description
Global Signal Distribution
From pad through
primary
buffer, to any clock K
Symbol
Device
Max
Max
Max
Units
T
PG
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
7.8
8.0
8.2
8.6
9.0
10.0
17.0
8.8
9.0
9.2
9.6
10.0
11.0
18.0
5.8
6.0
6.2
6.6
7.0
8.0
15.0
6.8
7.0
7.2
7.6
8.0
9.0
16.0
5.1
5.5
5.7
6.1
6.5
7.5
14.5
6.3
6.7
6.9
7.3
7.7
8.7
15.7
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
From pad through
secondary
buffer, to any clock K
T
SG
Speed Grade
Symbol
T
IO1
-6
-5
-4
Description
TBUF
driving a Horizontal Longline (L.L.)
I going High or Low to L.L. going High or Low,
while T is Low, i.e. buffer is constantly active
Device
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
All devices
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
Max
8.8
10.0
10.6
11.1
11.7
13.0
20.0
9.3
10.5
11.1
11.6
12.2
13.5
23.5
10.7
12.0
12.6
13.2
13.8
15.1
23.0
3.0
24.0
26.0
28.0
30.0
32.0
36.0
52.0
11.6
12.0
13.0
14.0
15.0
17.0
24.0
Max
6.2
7.0
7.5
8.0
8.5
9.5
16.5
6.7
7.5
8.0
8.5
9.0
10.0
20.0
9.0
10.0
10.5
11.0
11.5
12.6
20.5
2.0
20.0
22.0
24.0
26.0
28.0
32.0
48.0
9.0
10.0
11.0
12.0
13.0
15.0
22.0
Max
4.4
5.5
6.0
6.5
7.0
7.5
14.5
5.0
6.0
6.5
7.0
7.5
8.0
18.0
7.2
8.0
8.5
9.0
9.5
11.1
19.0
1.8
14.0
16.0
18.0
20.0
22.0
26.0
42.0
7.0
8.0
9.0
10.0
11.0
13.0
20.0
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
I going
Low to L.L. going from resistive pull-up
High to active Low, (TBUF configured as open drain)
T
IO2
T going Low to L.L. going from resistive pull-up or
floating High to active Low, (TBUF configured as
open drain or active buffer with I = Low)
T
ON
T going High
to TBUF going inactive, not driving L.L.
T going High to L.L. going from Low to High,
pulled up by a single resistor
T
OFF
T
PUS
T going High to L.L. going from Low to High,
pulled up by two resistors
T
PUF
Global Buffer Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing
patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more
precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.
Horizontal Longline Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing
patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more
precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.
PRELIMINARY
相關(guān)PDF資料
PDF描述
XC4003 Logic Cell Array Family
XC4003H Logic Cell Array Families
XC4006 Logic Cell Array Family
XC4008 Logic Cell Array Family
XC4028XLA Field Programmable Gate Arrays(現(xiàn)場可編程門陣列)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4025E-2HQ240C 功能描述:IC FPGA 1024 CLB'S 240-HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
XC4025E-2HQ304C 功能描述:IC FPGA C-TEMP 5V 2SPD 304-HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789
XC4025E-2PG223C 功能描述:IC FPGA C-TEMP 5V 2SPD 223-CPGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789
XC4025E-2PG299C 功能描述:IC FPGA C-TEMP 5V 2SPD 299-CPGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789
XC4025E-3HQ240C 功能描述:IC FPGA 1024 CLB'S 240-HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*