參數(shù)資料
型號: XC4013XL-09PQ208C
廠商: XILINX INC
元件分類: FPGA
英文描述: XC4000E and XC4000X Series Field Programmable Gate Arrays
中文描述: FPGA, 576 CLBS, 10000 GATES, 217 MHz, PQFP208
文件頁數(shù): 7/14頁
文件大小: 64K
代理商: XC4013XL-09PQ208C
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-74
DS005 (v. 1.7) October 4, 1999 - Product Specication
D.C. Characteristics Over Recommended Operating Conditions
Power-On Power Supply Requirements
Xilinx FPGAs require a minimum rated power supply current capacity to insure proper initialization, and the power supply
ramp-up time does affect the current required. A fast ramp-up time requires more current than a slow ramp-up time. The
slowest ramp-up time is 50 ms. Current capacity is not specied for a ramp-up time faster than 2ms. The current capacity
varies linearly with ramp-up time,
e.g., an XC4036XL with a ramp-up time of 25 ms would require a capacity predicted by the
point on the straight line drawn from 1A at 120
s to 500 mA at 50 ms at the 25 ms time mark. This point is approximately
750 mA.
Symbol
Description
Min
Max
Units
VOH
High-level output voltage @ IOH = -4.0 mA, VCC min (LVTTL)
2.4
V
High-level output voltage @ IOH = -500 A, (LVCMOS)
90% VCC
V
VOL
Low-level output voltage @ IOL = 12.0 mA, VCC min (LVTTL) (Note 1)
0.4
V
Low-level output voltage @ IOL = 1500 A, (LVCMOS)
10% VCC
V
VDR
Data Retention Supply Voltage (below which configuration data may be lost)
2.5
V
ICCO
Quiescent FPGA supply current (Note 2)
5
mA
IL
Input or output leakage current
-10
+10
A
CIN
Input capacitance (sample tested)
BGA, SBGA, PQ, HQ, MQ
packages
10
pF
PGA packages
16
pF
IRPU
Pad pull-up (when selected) @ Vin = 0 V (sample tested)
0.02
0.25
mA
IRPD
Pad pull-down (when selected) @ Vin = 3.6 V (sample tested)
0.02
0.15
mA
IRLL
Horizontal Longline pull-up (when selected) @ logic Low
0.3
2.0
mA
Note 1:
With up to 64 pins simultaneously sinking 12 mA.
Note 2:
With no output current loads, no active input or Longline pull-up resistors, all I/O pins Tri-stated and oating.
Product
Description
Ramp-up Time
Fast (120
s)
Slow (50 ms)
XC4005 - 36XL
Minimum required current supply
1 A
500 mA
XC4044- 62XL
Minimum required current supply
2 A
500 mA
XC4085XL
Minimum required current supply
2 A1
500 mA
Notes:
1. The XC4085XL fast ramp-up time is 5 ms.
Devices are guaranteed to initialize properly with the minimum current listed above. A larger capacity power supply may
result in a larger initialization current.
This specication applies to Commercial and Industrial grade products only.
Ramp-up Time is measured from 0 VDC to 3.6 VDC. Peak current required lasts less than 3 ms, and occurs near the internal
power-on reset threshold voltage. After initialization and before conguration, ICCmax is less than 10 mA.
相關(guān)PDF資料
PDF描述
XC4013XL-09PQ240C XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013XL-2PQ208I XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013XL-1BG256C XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013XL-1BG256I XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013XL-1PQ208C XC4000E and XC4000X Series Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4013XL-09PQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013XL-09PQ208M 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4013XL-09PQ240C 功能描述:IC FPGA C-TEMP 3.3V 240-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XC4013XL-09PQ240C0314 制造商:Xilinx 功能描述:
XC4013XL-09PQ240C0624 制造商:Xilinx 功能描述: