- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245729 > XC4008E-4PQ208I (XILINX INC) High Insulation Power Relay (Sealed 1 Form C 1-Coil Latch) PDF資料下載
參數(shù)資料
| 型號： | XC4008E-4PQ208I |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | High Insulation Power Relay (Sealed 1 Form C 1-Coil Latch) |
| 中文描述： | FPGA, 324 CLBS, 6000 GATES, 111 MHz, PQFP208 |
| 文件頁數(shù)： | 14/17頁 |
| 文件大?。?/td> | 75K |
| 代理商： | XC4008E-4PQ208I |
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
6-106
February 11, 2000 (Version 1.8)
XC4000E CLB Characteristics Guidelines
Testing of switching parameters is modeled after testing methods specied by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are
representative values. For more specic, more precise, and worst-case guaranteed data, use the values reported by the
static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. These path
delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume
worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless
otherwise noted
CLB Switching Characteristics Guidelines
Speed Grade
-4
-3
-2
-1
Units
Description
Symbol
Min
Max
Min
Max
Min
Max
Min
Max
Combinatorial Delays
F/G inputs to X/Y outputs
F/G inputs via H to X/Y outputs
C inputs via SR through H to X/Y outputs
C inputs via H to X/Y outputs
C inputs via DIN through H to X/Y outputs
TILO
TIHO
THH0O
THH1O
THH2O
2.7
4.7
4.1
3.7
4.5
2.0
4.3
3.3
3.6
1.6
2.7
2.4
2.2
2.6
1.3
2.2
1.9
1.6
1.9
ns
CLB Fast Carry Logic
Operand inputs (F1, F2, G1, G4) to COUT
Add/Subtract input (F3) to COUT
Initialization inputs (F1, F3) to COUT
CIN through function generators to
X/Y outputs
CIN to COUT, bypass function generators
TOPCY
TASCY
TINCY
TSUM
TBYP
3.2
5.5
1.7
3.8
1.0
2.6
4.4
1.7
3.3
0.7
2.1
3.7
1.4
2.6
0.6
1.7
2.5
1.2
1.8
0.5
ns
Sequential Delays
Clock K to outputs Q
TCKO
3.7
2.8
1.9
ns
Setup Time before Clock K
F/G inputs
F/G inputs via H
C inputs via H0 through H
C inputs via H1 through H
C inputs via H2 through H
C inputs via DIN
C inputs via EC
C inputs via S/R, going Low (inactive)
CIN input via F/G
CIN input via F/G and H
TICK
TIHCK
THH0CK
THH1CK
THH2CK
TDICK
TECCK
TRCK
TCCK
TCHCK
4.0
6.1
4.5
5.0
4.8
3.0
4.0
4.2
2.5
4.2
3.0
4.6
3.6
4.1
3.8
2.4
3.0
4.0
2.1
3.5
2.4
3.9
3.5
3.3
3.7
2.0
2.6
4.0
1.8
2.8
2.4
2.1
2.5
1.0
2.0
1.5
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZW-10-08-S-D-200 | 20 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| ZW-10-08-S-T-200 | 30 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| ZW-10-09-S-D-200 | 20 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| ZW-10-09-S-T-200 | 30 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
| ZW-10-10-S-D-200 | 20 CONTACT(S), MALE, STRAIGHT BOARD STACKING CONNECTOR, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4008E-PQ16 | 制造商:Xilinx 功能描述: |
| XC4010 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families |
| XC40103PQ208C | 制造商:XILINX 功能描述:XC4010E-3PQ208CKJ |
| XC4010-4BG225C | 制造商:Xilinx 功能描述: |
| XC4010-4PC84C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。