- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374986 > XC4000A (Xilinx, Inc.) LAMP PDF資料下載
參數(shù)資料
| 型號： | XC4000A |
| 廠商： | Xilinx, Inc. |
| 英文描述： | LAMP |
| 中文描述： | 邏輯單元陣列系列 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 97K |
| 代理商： | XC4000A |
XC4000A Logic Cell Array Family
2-76
P
-6
-5
Description
Symbol
Min Max
Min Max
Min Max Units
INPUT
Propagation Delays
Pad to I1, I2
Pad to I1, I2, via transparent latch (no delay)
Pad to I1, I2, via transparent latch (with delay)
Clock (IK) toI1, I2, (flip-flop)
Clock (IK) to I1, I2 (latch enable, active Low)
T
PID
T
PLI
T
PDLI
T
IKRI
T
IKLI
4.0
8.0
26.0
8.0
8.0
3.0
7.0
24.0
7.0
7.0
2.8
6.0
**
6.0
6.0
ns
ns
ns
ns
ns
Set-up Time
(Note 3)
Pad to Clock (IK), no delay
Pad to Clock (IK) with delay
T
PICK
T
PICKD
7.0
25.0
6.0
4.0
**
ns
ns
24 .0
Hold Time
(Note 3)
Pad to Clock (IK), no delay
Pad to Clock (IK) with delay
T
IKPI
T
IKPID
1.0
neg
1.0
neg
1.0
neg
ns
ns
OUTPUT
Propagation Delays
Clock (OK) to Pad (fast)
Output (O) to Pad (fast)
3-state to Pad begin hi-Z (slew-rate independent)
3-state to Pad active and valid (fast)
T
OKPOF
T
OPF
T
TSHZ
T
TSONF
7.5
9.0
9.0
13.0
7.0
7.0
7.0
10.0
6.5
5.5
6.5
9.5
ns
ns
ns
ns
Additional Delay
For medium fast outputs
For medium slow outputs
For slow outputs
2.0
4.0
6.0
1.5
3.0
4.5
1.0
2.0
3.0
ns
ns
ns
Set-up and Hold Times
Output (O) to clock (OK) set-up time
Output (O) to clock (OK) hold time
T
OOK
T
OKO
8.0
0.0
6.0
0.0
5.5
0
ns
ns
Clock
Clock High or Low time
T
CH/
T
CL
5.0
4.0
4.0
ns
Global Set/Reset
Delay from GSR net through Q to I1, I2
Delay from GSR net to Pad
GSR width*
T
RRI
T
RPO
T
MRW
14.5
18.0
13.5
17.0
13.5
14.6
ns
ns
ns
21.0
18.0
18.0
IOB Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally
tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following
guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date
timing information, use the values provided by the XACT timing calculator and used in the simulator.
* Timing is based on the XC4005. For other devices see XACT timing calculator.
** See preceding page.
Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture).
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the
internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
3. Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time,
subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero.
Negative hold time means that the delay in the input data is adequate for the
external system hold time
to be zero,
provided the input clock uses the Global signal distribution from pad to IK.
-4
XC4003A
XC4005A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC4002A | Logic Cell Array Family |
| XC4003A | Logic Cell Array Family |
| XC4004A | Logic Cell Array Family |
| XC4005A | Logic Cell Array Family |
| XC4005A-5PQ160C | Logic Cell Array Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4000D | 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array |
| XC4000E | 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4000ESERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Gate Arrays |
| XC4000FM | 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families |
| XC4000H | 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。