DS099 (v3.1) June 27, 2013
Product Specification
58
Copyright 2003–2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, Artix, Kintex, Zynq, Vivado and other designated brands included herein are trademarks of Xilinx
in the United States and other countries. PCI and PCI-X are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.
DC Electrical Characteristics
In this section, specifications may be designated as Advance, Preliminary, or Production. These terms are defined as
follows:
Advance: Initial estimates are based on simulation, early characterization, and/or extrapolation from the characteristics
of other families. Values are subject to change. Although speed grades with this designation are considered relatively
stable and conservative, some under-reporting might still occur. Use as estimates, not for production.
Preliminary: Based on complete early silicon characterization. Devices and speed grades with this designation are
intended to give a better indication of the expected performance of production silicon. The probability of under-reported
delays is greatly reduced compared to Advance data. Use as estimates, not for production.
Production: These specifications are approved only after silicon has been characterized over numerous production
lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes.
Parameter values are considered stable with no future changes expected.
Production-quality systems must only use FPGA designs compiled with a Production status speed file. FPGA designs
using a less mature speed file designation should only be used during system prototyping or preproduction qualification.
FPGA designs with speed files designated as Advance or Preliminary should not be used in a production-quality
system.
Whenever a speed file designation changes, as a device matures toward Production status, rerun the
latest Xilinx ISEsoftware on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software
updates.
All parameter limits are representative of worst-case supply voltage and junction temperature conditions. The following
applies unless otherwise noted: The parameter values published in this module apply to all Spartan-3 devices. AC
and DC characteristics are specified using the same numbers for both commercial and industrial grades. All
parameters representing voltages are measured with respect to GND.
Mask and Fab Revisions
Some specifications list different values for one or more mask or fab revisions, indicated by the device top marking (see
Package Marking, page 5). The revision differences involve the power ramp rates, differential DC specifications, and DCM
characteristics. The most recent revision (mask rev E and GQ fab/geometry code) is errata-free with improved specifications
than earlier revisions.
Mask rev E with fab rev GQ has been shipping since 2005 (see
XCN05009) and has been 100% of Xilinx Spartan-3 device
shipments since 2006. SCD 0974 was provided to ensure the receipt of the rev E silicon, but it is no longer needed. Parts
ordered under the SCD appended “0974” to the standard part number. For example, “XC3S50-4VQ100C” became
“XC3S50-4VQ100C0974”.
106
Spartan-3 FPGA Family:
DC and Switching Characteristics
DS099 (v3.1) June 27, 2013
Product Specification
Table 28: Absolute Maximum Ratings
Symbol
Description
Conditions
Min
Max
Units
VCCINT
Internal supply voltage relative to GND
–0.5
1.32
V
VCCAUX
Auxiliary supply voltage relative to GND
–0.5
3.00
V
VCCO
Output driver supply voltage relative to GND
–0.5
3.75
V
VREF
Input reference voltage relative to GND
–0.5
VCCO +0.5
V
VIN
Voltage applied to all User I/O pins and
Dual-Purpose pins relative to GND
(2,4)Driver in a
high-impedance
state
Commercial
–0.95
4.4
V
Industrial
–0.85
4.3
Voltage applied to all Dedicated pins relative
All temp. ranges
–0.5
VCCAUX + 0.5
V