參數(shù)資料
型號: XC3042L-8VQ100C
廠商: Xilinx Inc
文件頁數(shù): 26/76頁
文件大?。?/td> 0K
描述: IC FPGA 3.3V C-TEMP 100-VQFP
產(chǎn)品變化通告: XC3000(L) Discontinuation 01/Feb/2003
標(biāo)準(zhǔn)包裝: 450
系列: XC3000A/L
LAB/CLB數(shù): 144
RAM 位總計(jì): 30784
輸入/輸出數(shù): 82
門數(shù): 3000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
R
XC3000 Series Field Programmable Gate Arrays
7-34
November 9, 1998 (Version 3.1)
General XC3000 Series Switching Characteristics
Notes:
1. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until Vcc has reached 4.0 V (2.5 V for XC3000L). A very long Vcc rise time of >100 ms, or a
non-monotonically rising VCC may require a >1-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after Vcc has reached 4.0 V (2.5 V for XC3000L).
2. RESET timing relative to valid mode lines (M0, M1, M2) is relevant when RESET is used to delay configuration. The
specified hold time is caused by a shift-register filter slowing down the response to RESET during configuration.
3. PWRDWN transitions must occur while VCC >4.0 V(2.5 V for XC3000L).
4 TMRW
2 TMR
3 TRM
5 TPGW
6 TPGI
Clear State
Configuration State
User State
Note 3
VCCPD
X5387
RESET
M0/M1/M2
DONE/PROG
INIT
(Output)
PWRDWN
VCC (Valid)
Description
Symbol
Min
Max
Units
RESET (2)
M0, M1, M2 setup time required
M0, M1, M2 hold time required
RESET Width (Low) req. for Abort
2
3
4
TMR
TRM
TMRW
1
4.5
6
s
DONE/PROG
Width (Low) required for Re-config.
INIT response after D/P is pulled Low
5
6
TPGW
TPGI
6
7
s
PWRDWN (3)
Power Down VCC
VCCPD
2.3
V
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
ABB66DHAN-S621 CONN EDGECARD 132PS R/A .050 SLD
ABB66DHAD-S621 CONN EDGECARD 132PS R/A .050 SLD
ASM43DTAI CONN EDGECARD 86POS R/A .156 SLD
XC3030L-8VQ64I IC FPGA I-TEMP 3.3V 64-VQFP
ASM43DTMI CONN EDGECARD 86POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3042L-8VQ100I 功能描述:IC FPGA 3.3V I-TEMP 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC3042PC84BS70C 制造商:Xilinx 功能描述:
XC3042PQ100BKJ9721 制造商:XI 功能描述:3042PQ100BK XILINX S9I7B
XC3064 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3064100PC84C 制造商:XILINX 功能描述:NEW