- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374984 > XC3042A-6PG132C (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3042A-6PG132C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 144 CLBS, 2000 GATES, 135 MHz, CPGA132 |
| 封裝： | CERAMIC, PGA-132 |
| 文件頁數(shù)： | 26/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3042A-6PG132C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families
2-128
Peripheral Mode
X3031
ADDRESS
BUS
DATA
BUS
D0–7
ADDRESS
DECODE
LOGIC
CS0
.
RDY/BUSY
WS
RESET
.
OTHER
I/O PINS
D0–7
CCLK
DOUT
M2
HDC
LDC
LCA
GENERAL-
PURPOSE
USER I/O
PINS
D/P
M0
M1 PWR
DWN
+5 V
CS2
CS1
CONTROL
SIGNALS
8
INIT
REPROGRAM
+5 V
5 k‰
*
IF READBACK IS
ACTIVATED, A
5-k‰ RESISTOR IS
REQUIRED IN SERIES
WITH M1
*
OPTIONAL
DAISY-CHAINED
LCAs WITH DIFFERENT
CONFIGURATIONS
OC
Figure 23.
Peripheral Mode.
Peripheral mode uses the trailing edge of the logic AND
condition of the CS0, CS1, CS2, and WS inputs to accept
byte-wide data from a microprocessor bus. In the lead LCA
device, this data is loaded into a double-buffered UART-
like parallel-to-serial converter and is serially shifted into
the internal logic. The lead LCA device presents the
preamble data (and all data that overflows the lead device)
on the DOUT pin.
The Ready/Busy output from the lead LCA device acts as
a handshake signal to the microprocessor. RDY/BUSY
goes Low when a byte has been received, and goes High
again when the byte-wide input buffer has transferred its
information into the shift register, and the buffer is ready to
receive new data. The length of the BUSY signal depends
on the activity in the UART. If the shift register had been
empty when the new byte was received, the BUSY signal
lasts for only two CCLK periods. If the shift register was still
full when the new byte was received, the BUSY signal can
be as long as nine CCLK periods.
Note that after the last byte has been entered, only seven
of its bits are shifted out. CCLK remains High with DOUT
equal to bit 6 (the next-to-last bit) of the last byte entered.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3042A-6PQ100C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-09PC68C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-09PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-09PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-09PQ100C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3042A-6PG84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3042A-6PQ100C | 制造商:Xilinx 功能描述: |
| XC3042A-6TQ144C | 制造商:Xilinx 功能描述: |
| XC3042A-6VQ100C | 制造商:Xilinx 功能描述: |
| XC3042A7PC84C | 制造商:XILINX 功能描述:New |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。