- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4177 > XC3030A-7PC84C (Xilinx Inc)IC LOGIC CL ARRAY 3000GAT 84PLCC PDF資料下載
參數(shù)資料
| 型號： | XC3030A-7PC84C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 11/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LOGIC CL ARRAY 3000GAT 84PLCC |
| 產(chǎn)品變化通告： | Product Discontinuation 27/Apr/2010 |
| 標準包裝： | 1 |
| 系列： | XC3000A/L |
| LAB/CLB數(shù)： | 100 |
| RAM 位總計： | 22176 |
| 輸入/輸出數(shù)： | 74 |
| 門數(shù)： | 2000 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 84-LCC（J 形引線） |
| 供應商設備封裝： | 84-PLCC |
| 其它名稱： | 122-1018 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
R
November 9, 1998 (Version 3.1)
7-21
XC3000 Series Field Programmable Gate Arrays
7
a synchronous start-up sequence and become operational.
See Figure 22. Two CCLK cycles after the completion of
loading configuration data, the user I/O pins are enabled as
configured. As selected, the internal user-logic RESET is
released either one clock cycle before or after the I/O pins
become active. A similar timing selection is programmable
for the DONE/PROG output signal. DONE/PROG may also
be programmed to be an open drain or include a pull-up
resistor to accommodate wired ANDing. The High During
Configuration (HDC) and Low During Configuration (LDC)
are two user I/O pins which are driven active while an
FPGA is in its Initialization, Clear or Configure states. They
and DONE/PROG provide signals for control of external
logic signals such as RESET, bus enable or PROM enable
during configuration. For parallel Master configuration
modes, these signals provide PROM enable control and
allow the data pins to be shared with user logic signals.
User I/O inputs can be programmed to be either TTL or
CMOS compatible thresholds. At power-up, all inputs have
TTL thresholds and can change to CMOS thresholds at the
completion of configuration if the user has selected CMOS
thresholds. The threshold of PWRDWN and the direct clock
inputs are fixed at a CMOS level.
If the crystal oscillator is used, it will begin operation before
configuration is complete to allow time for stabilization
before it is connected to the internal circuitry.
Configuration Data
Configuration data to define the function and interconnec-
tion within a Field Programmable Gate Array is loaded from
an external storage at power-up and after a re-program sig-
nal. Several methods of automatic and controlled loading of
the required data are available. Logic levels applied to
mode selection pins at the start of configuration time deter-
mine the method to be used. See Table 1. The data may be
either bit-serial or byte-parallel, depending on the configu-
ration mode. The different FPGAs have different sizes and
numbers of data frames. To maintain compatibility between
various device types, the Xilinx product families use com-
patible configuration formats. For the XC3020A, configura-
tion requires 14779 bits for each device, arranged in 197
data frames. An additional 40 bits are used in the header.
See Figure 22. The specific data format for each device is
produced by the development system and one or more of
these files can then be combined and appended to a length
count preamble and be transformed into a PROM format
file by the development system. A compatibility exception
precludes the use of an XC2000-series device as the mas-
ter for XC3000-series devices if their DONE or RESET are
programmed to occur after their outputs become active.
The Tie Option defines output levels of unused blocks of a
design and connects these to unused routing resources.
This prevents indeterminate levels that might produce par-
asitic supply currents. If unused blocks are not sufficient to
complete the tie, the user can indicate nets which must not
Preamble
Length Count
Data
12
24
4
Data Frame
Start
Bit
Start
Bit
3
4
Last Frame
Postamble
I/O Active
DONE
Internal Reset
Length Count*
The configuration data consists of a composite
40-bit preamble/length count, followed by one or
more concatenated FPGA programs, separated by
4-bit postambles. An additional final postamble bit
is added for each slave device and the result rounded
up to a byte boundary. The length count is two less
than the number of resulting bits.
Timing of the assertion of DONE and
termination of the INTERNAL RESET
may each be programmed to occur
one cycle before or after the I/O outputs
become active.
Heavy lines indicate the default condition
X5988
PROGRAM
Weak Pull-Up
*
Stop
3
STOP
DIN
Figure 22: Configuration and Start-up of One or More FPGAs.
Product Obsolete or Under Obsolescence
相關PDF資料 |
PDF描述 |
|---|---|
| AGM43DTMS-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| AYM43DTBS-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| ASM43DTBS-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| A14V25A-VQG100C | IC FPGA 2500 GATES 3.3V 100-VQFP |
| A14V25A-VQ100C | IC FPGA 2500 GATES 3.3V 100-VQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC3030A-7PC84C0100 | 制造商:Xilinx 功能描述: |
| XC3030A-7PC84I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3030A-7PQ100C | 功能描述:IC LOGIC CL ARRAY 3000GAT 100PQF RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA（34.55x34.55） |
| XC3030A-7PQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3030A-7VQ100C | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。