參數(shù)資料
型號(hào): XC2S15-5TQ144C
廠商: Xilinx Inc
文件頁(yè)數(shù): 62/99頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 2.5V 96 CLB'S 144-PQFP
標(biāo)準(zhǔn)包裝: 60
系列: Spartan®-II
LAB/CLB數(shù): 96
邏輯元件/單元數(shù): 432
RAM 位總計(jì): 16384
輸入/輸出數(shù): 86
門數(shù): 15000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
產(chǎn)品目錄頁(yè)面: 599 (CN2011-ZH PDF)
其它名稱: 122-1218
XC2S15-5TQ144C-ND
Spartan-II FPGA Family: DC and Switching Characteristics
DS001-3 (v2.8) June 13, 2008
Module 3 of 4
Product Specification
65
R
CLB Arithmetic Switching Characteristics
Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment
listed. Precise values are provided by the timing analyzer.
Symbol
Description
Speed Grade
Units
-6
-5
Min
Max
Min
Max
Combinatorial Delays
TOPX
F operand inputs to X via XOR
-
0.8
-
0.9
ns
TOPXB
F operand input to XB output
-
1.3
-
1.5
ns
TOPY
F operand input to Y via XOR
-
1.7
-
2.0
ns
TOPYB
F operand input to YB output
-
1.7
-
2.0
ns
TOPCYF
F operand input to COUT output
-
1.3
-
1.5
ns
TOPGY
G operand inputs to Y via XOR
-
0.9
-
1.1
ns
TOPGYB
G operand input to YB output
-
1.6
-
2.0
ns
TOPCYG
G operand input to COUT output
-
1.2
-
1.4
ns
TBXCY
BX initialization input to COUT
-
0.9
-
1.0
ns
TCINX
CIN input to X output via XOR
-
0.4
-
0.5
ns
TCINXB
CIN input to XB
-
0.1
-
0.1
ns
TCINY
CIN input to Y via XOR
-
0.5
-
0.6
ns
TCINYB
CIN input to YB
-
0.6
-
0.7
ns
TBYP
CIN input to COUT output
-
0.1
-
0.1
ns
Multiplier Operation
TFANDXB
F1/2 operand inputs to XB output via AND
-
0.5
-
0.5
ns
TFANDYB
F1/2 operand inputs to YB output via AND
-
0.9
-
1.1
ns
TFANDCY
F1/2 operand inputs to COUT output via AND
-
0.5
-
0.6
ns
TGANDYB
G1/2 operand inputs to YB output via AND
-
0.6
-
0.7
ns
TGANDCY
G1/2 operand inputs to COUT output via AND
-
0.2
-
0.2
ns
Setup/Hold Times with Respect to Clock CLK(1)
TCCKX / TCKCX
CIN input to FFX
1.1 / 0
-
1.2 / 0
-
ns
TCCKY / TCKCY
CIN input to FFY
1.2 / 0
-
1.3 / 0
-
ns
Notes:
1.
A zero hold time listing indicates no hold time or a negative hold time.
相關(guān)PDF資料
PDF描述
VE-J6F-CW CONVERTER MOD DC/DC 72V 100W
MAX1617AMEE IC TEMP SENSOR SMBUS SRL 16-QSOP
GBM18DSEI-S243 CONN EDGECARD 36POS .156 EYELET
VE-J60-CW CONVERTER MOD DC/DC 5V 100W
VJ1206A471KBEAT4X CAP CER 470PF 500V 10% NP0 1206
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S15-5TQ144I 功能描述:IC FPGA 2.5V I-TEMP 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC2S15-5TQG144C 制造商:Xilinx 功能描述:FPGA SPARTAN-II 15K GATES 432 CELLS 263MHZ 2.5V 144TQFP EP - Trays 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:XC2S15-5TQG144C
XC2S15-5TQG144I 制造商:Xilinx 功能描述:IC SYSTEM GATE 制造商:Xilinx 功能描述:FPGA SPARTAN-II 15K GATES 432 CELLS 263MHZ 2.5V 144TQFP EP - Trays
XC2S15-5VQ100C 功能描述:IC FPGA 2.5V 96 CLB'S 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC2S15-5VQ100I 功能描述:IC FPGA 2.5V I-TEMP 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)