參數(shù)資料
型號(hào): XC2S100-5FG256C
廠商: Xilinx Inc
文件頁(yè)數(shù): 54/99頁(yè)
文件大?。?/td> 0K
描述: IC FPGA 2.5V 600 CLB'S 256-FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Spartan®-II
LAB/CLB數(shù): 600
邏輯元件/單元數(shù): 2700
RAM 位總計(jì): 40960
輸入/輸出數(shù): 176
門數(shù): 100000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應(yīng)商設(shè)備封裝: 256-FBGA(17x17)
其它名稱: 122-1226
XC2S100-5FG256C-ND
Spartan-II FPGA Family: DC and Switching Characteristics
DS001-3 (v2.8) June 13, 2008
Module 3 of 4
Product Specification
58
R
IOB Output Switching Characteristics
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust
Symbol
Description
Speed Grade
Units
-6
-5
Min
Max
Min
Max
Propagation Delays
TIOOP
O input to pad
-
2.9
-
3.4
ns
TIOOLP
O input to pad via transparent latch
-
3.4
-
4.0
ns
3-state Delays
TIOTHZ
T input to pad high-impedance (1)
-
2.0
-
2.3
ns
TIOTON
T input to valid data on pad
-
3.0
-
3.6
ns
TIOTLPHZ
T input to pad high impedance via transparent latch (1)
-
2.5
-
2.9
ns
TIOTLPON
T input to valid data on pad via transparent latch
-
3.5
-
4.2
ns
TGTS
GTS to pad high impedance(1)
-
5.0
-
5.9
ns
Sequential Delays
TIOCKP
Clock CLK to pad
-
2.9
-
3.4
ns
TIOCKHZ
Clock CLK to pad high impedance (synchronous)(1)
-
2.3
-
2.7
ns
TIOCKON
Clock CLK to valid data on pad (synchronous)
-
3.3
-
4.0
ns
Setup/Hold Times with Respect to Clock CLK (2)
TIOOCK / TIOCKO
O input
1.1 / 0
-
1.3 / 0
-
ns
TIOOCECK /
TIOCKOCE
OCE input
0.9 / 0.01
-
0.9 / 0.01
-
ns
TIOSRCKO /
TIOCKOSR
SR input (OFF)
1.2 / 0
-
1.3 / 0
-
ns
TIOTCK / TIOCKT
3-state setup times, T input
0.8 / 0
-
0.9 / 0
-
ns
TIOTCECK /
TIOCKTCE
3-state setup times, TCE input
1.0 / 0
-
1.0 / 0
-
ns
TIOSRCKT /
TIOCKTSR
3-state setup times, SR input (TFF)
1.1 / 0
-
1.2 / 0
-
ns
Set/Reset Delays
TIOSRP
SR input to pad (asynchronous)
-
3.7
-
4.4
ns
TIOSRHZ
SR input to pad high impedance (asynchronous)(1)
-
3.1
-
3.7
ns
TIOSRON
SR input to valid data on pad (asynchronous)
-
4.1
-
4.9
ns
TIOGSRQ
GSR to pad
-
9.9
-
11.7
ns
Notes:
1.
Three-state turn-off delays should not be adjusted.
2.
A zero hold time listing indicates no hold time or a negative hold time.
相關(guān)PDF資料
PDF描述
25AA010AT-I/MNY IC EEPROM SER 1K 1.8V 8TDFN
3-747579-6 CONN FERRULE STRAIGHT DB9/15/25
24LC64-E/SN IC EEPROM 64KBIT 400KHZ 8SOIC
93LC56C-I/ST IC EEPROM 2KBIT 3MHZ 8TSSOP
XC2S150-5FG256I IC FPGA 2.5V I-TEMP 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S1005-FG256C 制造商:Xilinx 功能描述:Field-Programmable Gate Array, 2700 Cell, 256 Pin, Plastic, BGA
XC2S1005FG256I 制造商:XILINX 功能描述:New
XC2S100-5FG256I 功能描述:IC FPGA 2.5V I-TEMP 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC2S1005FG456C 制造商:Xilinx 功能描述:
XC2S100-5FG456C 功能描述:IC FPGA 2.5V 600 CLB'S 456-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-II 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)