參數(shù)資料
型號(hào)： XA3S200A-4FTG256I
廠商： Xilinx Inc
文件頁數(shù)： 33/57頁
文件大?。?/td> 0K
描述： IC FPGA SPARTAN-3A 200K 256-FBGA
產(chǎn)品培訓(xùn)模塊： Extended Spartan 3A FPGA Family
標(biāo)準(zhǔn)包裝： 90
系列： Spartan®-3A XA
LAB/CLB數(shù)： 448
邏輯元件/單元數(shù)： 4032
RAM 位總計(jì)： 294912
輸入/輸出數(shù)： 195
門數(shù)： 200000
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 256-LBGA
供應(yīng)商設(shè)備封裝： 256-FTBGA
XA Spartan-3A Automotive FPGA Family Data Sheet
DS681 (v2.0) April 22, 2011
Product Specification
39
Clock Buffer/Multiplexer Switching Characteristics
18 x 18 Embedded Multiplier Timing
Table 32: Clock Distribution Switching Characteristics
Symbol
Description
Speed Grade: -4
Units
Min
Max
TGIO
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output delay
–0.23
ns
TGSI
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1 inputs.
Same as BUFGCE enable CE-input
–0.63
ns
FBUFG
Frequency of signals distributed on global buffers (all sides)
0
333
MHz
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 8.
Table 33: 18 x 18 Embedded Multiplier Timing
Symbol
Description
Speed Grade: -4
Units
Min
Max
Combinatorial Delay
TMULT
Combinational multiplier propagation delay from the A and B inputs to the P
outputs, assuming 18-bit inputs and a 36-bit product (AREG, BREG, and
PREG registers unused)
–4.88
ns
Clock-to-Output Times
TMSCKP_P
Clock-to-output delay from the active transition of the CLK input to valid data
appearing on the P outputs when using the PREG register(2,3)
–1.30
ns
TMSCKP_A
TMSCKP_B
Clock-to-output delay from the active transition of the CLK input to valid data
appearing on the P outputs when using either the AREG or BREG register(2,4)
–4.97
ns
Setup Times
TMSDCK_P
Data setup time at the A or B input before the active transition at the CLK
when using only the PREG output register (AREG, BREG registers
unused)(3)
3.98
–ns
TMSDCK_A
Data setup time at the A input before the active transition at the CLK when
using the AREG input register(4)
0.00
–ns
TMSDCK_B
Data setup time at the B input before the active transition at the CLK when
using the BREG input register(4)
0.00
–ns
Hold Times
TMSCKD_P
Data hold time at the A or B input after the active transition at the CLK when
using only the PREG output register (AREG, BREG registers unused)(3)
0.00
–ns
TMSCKD_A
Data hold time at the A input after the active transition at the CLK when using
the AREG input register(4)
0.45
–ns
TMSCKD_B
Data hold time at the B input after the active transition at the CLK when using
the BREG input register(4)
0.45
–ns
Clock Frequency
FMULT
Internal operating frequency for a two-stage 18x18 multiplier using the AREG
and BREG input registers and the PREG output register(1)
0
250
MHz
Notes:
1.
Combinational delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.
2.
The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.
3.
The PREG register is typically used when inferring a single-stage multiplier.
4.
Input registers AREG or BREG are typically used when inferring a two-stage multiplier.
5.
The numbers in this table are based on the operating conditions set forth in Table 8.
相關(guān)PDF資料
PDF描述
5746881-2 SCREW RETAINR KIT LO-PRO 4-40UNC
XA6SLX16-3FTG256I IC FPGA SPARTAN 6 14K 256FTGBGA
3-747580-1 CONN FERRULE STEPPED DB37/50
XA6SLX16-3CSG225I IC FPGA SPARTAN 6 14K 225CSGBGA
XA3S500E-4PQG208I IC FPGA SPARTAN-3E 500K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S200A-4FTG256Q 功能描述:IC FPGA SPARTAN-3A 200K 256-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3A XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27）
XA3S250E 制造商:XILINX 制造商全稱:XILINX 功能描述:XA Spartan-3E Automotive FPGA Family Data Sheet
XA3S250E-4CPG132I 功能描述:IC FPGA SPARTAN-3E 250K 132CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27）
XA3S250E-4CPG132Q 功能描述:IC FPGA SPARTAN-3E 250K 132CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27）
XA3S250E-4FT256I 功能描述:IC FPGA SPARTAN-3E 256FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27）
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*