- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1973 > X9C503ST2 (Intersil)IC XDCP 100-TAP 50K EE 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | X9C503ST2 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC XDCP 100-TAP 50K EE 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | XDCP™ |
| 接片： | 100 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 3 線串行（芯片選擇，遞增，增/減） |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
5
FN8222.3
July 20, 2009
Power-up and Down Requirements
At all times, voltages on the potentiometer pins must be less
than ±VCC. The recall of the wiper position from non-volatile
memory is not in effect until the VCC supply reaches its final
value. The VCC ramp rate specification is always in effect.
AC OPERATION CHARACTERISTICS
tCl
CS to INC Setup
100
ns
tlD
INC HIGH to U/D Change
100
ns
tDI
U/D to INC Setup
2.9
s
tlL
INC LOW Period
1
s
tlH
INC HIGH Period
1
s
tlC
INC Inactive to CS Inactive
1
s
tCPH
CS Deselect Time (STORE)
20
ms
tCPH
CS Deselect Time (NO STORE)
100
ns
tIW (5)
INC to VW/RW Change
100
s
tCYC
INC Cycle Time
2
s
tCYC
INC Input Rise and Fall Time
500
s
tR, tF
Power-up to Wiper Stable (Note 7)
500
s
tPU
0.2
50
V/ms
NOTES:
3. Absolute linearity is utilized to determine actual wiper voltage vs expected voltage = [VW(n)(actual) - VW(n)(expected )] = ±1 MI Maximum.
4. Relative linearity is a measure of the error in step size between taps = VW(n + 1) - [VW(n) + MI] = +0.2 MI.
5. 1 MI = Minimum Increment = RTOT/99.
6. Typical values are for TA = +25°C and nominal supply voltage.
7. This parameter is not 100% tested.
Electrical Specifications
Over recommended operating conditions unless otherwise stated. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNIT
MIN
TYP
(Note 6)
MAX
Test Circuit #1
TEST POINT
Vw/RW
VR/RH
VL/RL
VS
Test Circuit #2
FORCE
VL/RL
VW/Rw
VH/RH
TEST POINT
CURRENT
Circuit #3 SPICE Macro Model
CW
RTOTAL
RL
RH
CL
RW
10pF
CL
10pF
25pF
Endurance and Data Retention
PARAMETER
MIN
UNIT
Medium Endurance
100,000
Data changes per bit
per register
Data Retention
100
years
AC Conditions of Test
Input Pulse Levels
0V to 3V
Input Rise and Fall Times
10ns
Input Reference Levels
1.5V
X9C102, X9C103, X9C104, X9C503
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA2C128-8CPG132Q | IC CPLD 128MC 100 I/O 132CSBGA |
| XA2C32A-7VQG44Q | IC CPLD 32MCELL 33 I/O 44-VQFP |
| XA2C384-11TQG144Q | IC CPLD 384MCELL 118 I/O 144TQFP |
| XA2C64A-8VQG100Q | IC CPLD 64MCELL 64 I/O 100-VQFP |
| XA2S300E-6FT256Q | IC FPGA SPARTAN-IIE 256FPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9C503SZ | 功能描述:數(shù)字電位計(jì) IC 50K EEPOTTM POT CMOS 8LD COM RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| X9C503SZT1 | 功能描述:IC XDCP 100-TAP 50K EE 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9CVCAMP01 | 制造商:3M Electronic Products Division 功能描述:KE727054782 TRASP CONSUMABLE SAMPLING RED X9CVCAMP01 |
| X9DAX-IF-B | 制造商:Supermicro Computer Inc 功能描述:X9DAX-IF MOTHERBOARD (BULK) - Bulk |
| X9DAX-IF-O | 制造商:Supermicro Computer Inc 功能描述:X9DAX-IF MOTHERBOARD (SINGLE) - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。