參數(shù)資料
型號(hào)： X98021
廠(chǎng)商： Intersil Corporation
英文描述： 210MHz Triple Video Digitizer with Digital PLL
中文描述： 210MHz的三路視頻數(shù)字化與數(shù)字鎖相環(huán)
文件頁(yè)數(shù)： 12/29頁(yè)
文件大?。?/td> 294K
代理商： X98021
12
FN8219.0
June 2, 2005
0x05
Input configuration (0x00)
0
Channel Select
0: VGA1
1: VGA2
1
Input Coupling
0: AC coupled (positive input connected to clamp DAC
during clamp time, negative input disconnected from outside
pad and always internally tied to appropriate clamp DAC)
1: DC coupled (+ and - inputs are brought to pads and never
connected to clamp DACs). Analog clamp signal is turned off
in this mode.
2
RGB/YUV
0: RGB inputs (Clamp DAC = 300mV for R, G, B, half scale
analog shift for R, G, and B, base ABLC target code = 0x00
for R, G, and B)
1: YUV inputs (Clamp DAC = 600mV for R and B, 300mV for
G, half scale analog shift for G channel only, base ABLC
target code = 0x00 for G, = 0x80 for R and B)
3
Sync Type
0: Separate HSYNC/VSYNC
1: Composite (from SOG or CSYNC on HSYNC)
4
Composite Sync
Source
0: SOG
IN
1: HSYNC
IN
Note: If Sync Type = 0, the multiplexer will pass HSYNC
IN
regardless of the state of this bit.
5
COAST CLAMP
enable
0: DC restore clamping and ABLC suspended during
COAST
1: DC restore clamping and ABLC continue during COAST
7:6
Reserved
Set to 00.
0x06
Red Gain (0x55)
7:0
Red Gain
Channel gain, where:
gain (V/V) = 0.5 + [7:0]/170
0x00: gain = 0.5 V/V
(1.4VP-P input = full range of ADC)
0x55: gain = 1.0 V/V
(0.7VP-P input = full range of ADC)
0xFF: gain = 2.0 V/V
(0.35VP-P input = full range of ADC)
0x07
Green Gain (0x55)
7:0
Green Gain
0x08
Blue Gain (0x55)
7:0
Blue Gain
0x09
Red Offset (0x80)
7:0
Red Offset
ABLC enabled: digital offset control. A 1 LSB change in
this register will shift the ADC output by 1 LSB.
ABLC disabled: analog offset control. These bits go to the
upper 8 bits of the 10 bit offset DAC. A 1LSB change in this
register will shift the ADC output approximately 1 LSB (Offset
DAC range = 0) or 0.5LSBs (Offset DAC range = 1).
0x00 = min DAC value or -0x80 digital offset,
0x80 = mid DAC value or 0x00 digital offset,
0xFF = max DAC value or +0x7F digital offset
0x0A
Green Offset (0x80)
7:0
Green Offset
0x0B
Blue Offset (0x80)
7:0
Blue Offset
0x0C
Offset DAC Configuration (0x00)
0
Offset DAC Range
0: ±1/2 ADC fullscale (1 DAC LSB ~ 1 ADC LSB)
1: ±1/4 ADC fullscale (1 DAC LSB ~ 1/2 ADC LSB)
1
Reserved
Set to 0.
3:2
Red Offset DAC LSBs These bits are the LSBs necessary for 10 bit manual offset
DAC control.
Combine with their respective MSBs in registers 0x09, 0x0A,
and 0x0B to achieve 10 bit offset DAC control.
Blue Offset DAC
LSBs
5:4
Green Offset DAC
LSBs
7:6
Register Listing
(Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(s)
FUNCTION NAME
DESCRIPTION
X98021
相關(guān)PDF資料
PDF描述
X98021L128-3.3 210MHz Triple Video Digitizer with Digital PLL
X98021L128-3.3-Z 210MHz Triple Video Digitizer with Digital PLL
X98024 240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3 240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3-Z 240MHz Triple Video Digitizer with Digital PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X98021_06 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:210MHz Triple Video Digitizer with Digital PLL
X98021EVAL 制造商:Intersil Corporation 功能描述:EVALUATION BOARD FOR X98021 - Bulk
X98021L128-3.3 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:210MHz Triple Video Digitizer with Digital PLL
X98021L128-3.3-Z 功能描述:IC TRPL VID DIGITIZER 128MQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類(lèi)型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類(lèi)型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:28-WQFN（4x4）裸露焊盤(pán) 包裝:帶卷 (TR) 其它名稱(chēng):296-32523-2TPS65198RUYT-ND
X98024 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*