- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372540 > X9521 Dual DCP, EEPROM Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | X9521 |
| 英文描述： | Dual DCP, EEPROM Memory |
| 中文描述： | 雙二氯酚，EEPROM存儲(chǔ)器 |
| 文件頁數(shù)： | 13/26頁 |
| 文件大?。?/td> | 434K |
| 代理商： | X9521 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
REV 1.1.9 1/30/03
Characteristics subject to change without notice.
13 of 26
www.xicor.com
X9521
– Preliminary Information
The region of EEPROM memory which is protected /
locked is determined by the combination of the BL1 and
BL0 bits written to the CONSTAT register. It is possible to
lock the regions of EEPROM memory shown in the table
below:
If the user attempts to perform a write operation on a pro-
tected region of EEPROM memory, the operation is
aborted without changing any data in the array.
When the Block Lock bits of the CONSTAT register are
set to something other than BL1=0 and BL0=0, then the
“wiper position” of the DCPs cannot be changed - i.e.
DCP write operations cannot be conducted:
The factory default setting for these bits are BL1 = 0, BL0
= 0.
IMPORTANT NOTE: If the Write Protect (WP) pin of the
X9521 is active (HIGH), then all nonvolatile write opera-
tions to both the EEPROM memory and DCPs are inhib-
ited, irrespective of the Block Lock bit settings (See "WP:
Write Protection Pin").
CONSTAT Register Write Operation
The CONSTAT register is accessed using the Slave
Address set to 1010010 (Refer to Figure 4.). Following the
Slave Address Byte, access to the CONSTAT register
requires an Address Byte which must be set to FFh. Only
one data byte is allowed to be written for each CONSTAT
register Write operation. The user must issue a STOP
after sending this byte to the register, to initiate the nonvol-
atile cycle that stores the BP1and BP0 bits. The X9521
will not ACKNOWLEDGE any data bytes written after the
first byte is entered (Refer to Figure 18.).
When writing to the CONSTAT register, the bits CS7-CS5
and CS0 must all be set to “0”. Writing any other bit
sequence to bits CS7-CS5 and CS0 of the CONSTAT
register is reserved.
Prior to writing to the CONSTAT register, the WEL and
RWEL bits must be set using a two step process, with the
whole sequence requiring 3 steps
—Write a 02H to the CONSTAT Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation preceded by
a START and ended with a STOP).
—Write a 06H to the CONSTAT Register to set the Regis-
ter Write Enable Latch (RWEL) AND the WEL bit. This
is also a volatile cycle. The zeros in the data byte are
required. (Operation preceded by a START and ended
with a STOP).
—Write a one byte value to the CONSTAT Register that
has all the bits set to the desired state. The CONSTAT
register can be represented as 000st010 in binary,
where st are the Block Lock Protection (BL1 and BL0)
bits. This operation is proceeded by a START and
ended with a STOP bit. Since this is a nonvolatile write
cycle, it will typically take 5ms to complete. The RWEL
bit is reset by this cycle and the sequence must be
repeated to change the nonvolatile bits again. If bit 2 is
set to ‘1’ in this third step (000s t110) then the RWEL bit
is set, but the BL1 and BL0 bits remain unchanged.
Writing a second byte to the control register is not
allowed. Doing so aborts the write operation and the
X9521 does not return an ACKNOWLEDGE.
BL1 BL0
Protected Addresses
(Size)
Partition of array
locked
0
0
None (Default)
None (Default)
0
1
C0h - FFh
(64 bytes
)
Upper 1/4
1
0
80h - FFh
(128 bytes
)
Upper 1/2
1
1
00h - FFh
(256 bytes)
All
BL1
BL0
DCP Write Operation Permissible
0
0
YES (Default)
0
1
NO
1
0
NO
1
1
NO
S
T
A
R
T
1
0
1
0
0
1
0
R/W A
C
K
1
1
1
1
1
1
1
1
A
C
K
SCL
SDA
S
T
O
P
A
C
K
CS7 CS6CS5 CS4 CS3 CS2CS1 CS0
SLAVE ADDRESS BYTE
ADDRESS BYTE
CONSTAT REGISTER DATA IN
Figure 18. CONSTAT Register Write Command Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9521 | Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules |
| X9521V20I | Fiber Channel/Gigabit Ethernet Laser Diode Control for Fiber Optic Modules |
| X95820 | Dual Digitally Controlled Potentiometers (XDCP)(雙數(shù)控電位器) |
| X95840 | Quad Digital Controlled Potentiometers (XDCP)(四數(shù)控電位器（XDCP）) |
| x96012(中文) | Universal Sensor Conditioner with Dual Look Up Table Memory and DACs(帶雙查尋表存儲(chǔ)器和數(shù)模轉(zhuǎn)換器的通用傳感器控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9521_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual DCP, EEPROM Memory |
| X9521V20I | 功能描述:IC LASR CTRLR 2CHAN 5.5V 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動(dòng)器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9521V20I-A | 功能描述:IC DCP DUAL EEPROM MEM 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 激光驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:激光二極管驅(qū)動(dòng)器 數(shù)據(jù)速率:- 通道數(shù):4 電源電壓:3.3V 電流 - 電源:- 電流 - 調(diào)制:- 電流 - 偏置:- 工作溫度:0°C ~ 70°C 封裝/外殼:40-TQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN EP 包裝:托盤 安裝類型:表面貼裝 |
| X9521V20I-B | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual DCP, EEPROM Memory |
| X9521V20IZ-A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual DCP, EEPROM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。