參數資料
| 型號： | X9420YS16Z-2.7T1 |
| 廠商： | Intersil |
| 文件頁數： | 11/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 2.5K 1CH 16SOIC |
| 標準包裝： | 1,000 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 電阻（歐姆）： | 2.5k |
| 電路數： | 1 |
| 溫度系數： | 標準值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | SPI 串行 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
19
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN8195.1
April 26, 2006
X9420
Small Outline Plastic Packages (SOIC)
NOTES:
1. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006
inch) per side.
4. Dimension “E” does not include interlead flash or protrusions. Interlead
flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width “B”, as measured 0.36mm (0.014 inch) or greater above
the seating plane, shall not exceed a maximum value of 0.61mm (0.024
inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are
not necessarily exact.
INDEX
AREA
E
D
N
12
3
-B-
0.25(0.010)
C A
M
BS
e
-A-
L
B
M
-C-
A1
A
SEATING PLANE
0.10(0.004)
h x 45°
C
H
0.25(0.010)
B
M
α
M16.3 (JEDEC MS-013-AA ISSUE C)
16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE
SYMBOL
INCHES
MILLIMETERS
NOTES
MIN
MAX
MIN
MAX
A
0.0926
0.1043
2.35
2.65
-
A1
0.0040
0.0118
0.10
0.30
-
B
0.013
0.0200
0.33
0.51
9
C
0.0091
0.0125
0.23
0.32
-
D
0.3977
0.4133
10.10
10.50
3
E
0.2914
0.2992
7.40
7.60
4
e
0.050 BSC
1.27 BSC
-
H
0.394
0.419
10.00
10.65
-
h
0.010
0.029
0.25
0.75
5
L
0.016
0.050
0.40
1.27
6
N16
16
7
α
0°
8°
0°
8°
-
Rev. 1 6/05
相關PDF資料 |
PDF描述 |
|---|---|
| VI-24H-MW | CONVERTER MOD DC/DC 52V 100W |
| VI-24F-MX-B1 | CONVERTER MOD DC/DC 72V 75W |
| VE-B1T-MY-F1 | CONVERTER MOD DC/DC 6.5V 50W |
| VI-24F-MW | CONVERTER MOD DC/DC 72V 100W |
| X9420WS16IZT1 | IC DGTL POT 10K 1CH 16SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| X9420YS16ZT1 | 功能描述:IC DGTL POT 2.5K 1CH 16SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:XDCP™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻（歐姆）:100k 電路數:2 溫度系數:標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行（芯片選擇，遞增，增/減） 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9420YS-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9420YSI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9420YSI-2.7 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
| X9420YSM | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Single Digitally Controlled (XDCP) Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復。