- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371281 > X9252UV24I-2.7 (INTERSIL CORP) Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface PDF資料下載
參數(shù)資料
| 型號： | X9252UV24I-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| 中文描述： | QUAD 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24 |
| 封裝： | PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 18/21頁 |
| 文件大小： | 126K |
| 代理商： | X9252UV24I-2.7 |
X9252
18 of 21
REV 1.4.1 7/29/03
www.xicor.com
Move/Read Operation
The Move/Read operation simultaneously reads the
contents of a Data Register (DR) and moves the
contents into the corresponding DCP’s WCR. If the
DRs of more than one DCP are read, then the WCRs
of all those DCPs are updated with the content of their
corresponding DR. Move/Read operation consists of a
one byte, or three byte instruction followed by one or
more Data Bytes (See Figure 8). To read an arbitrary
byte, the master initiates the operation issuing the
following sequence: a START, the Slave Address byte
with the R/W bit set to “0”, an Address Byte, a second
START, and a second Slave Address byte with the R/W
bit set to “1”. After each of the three bytes, the X9252
responds with an ACK. Then the X9252 transmits Data
Bytes as long as the master responds with an ACK
during the SCL cycle following the eigth bit of each
byte. The master terminates the Move/Read operation
(issuing a STOP condition) following the last bit of the
last Data Byte.
The first byte being read is determined by the current
DCP address and by the Status Register bits,
according to Table 2 on page 15. If more than one byte
is read, the DCP address is incremented by one after
each byte, in the same way as during a Page Write
operation. After reaching DCP3, the DCP address
“rolls over” to DCP0.
On power up, the Address pointer is set to the Data
Register 0 of DCP0.
Figure 8. Move/Read Sequence
Signals
from the
Master
Signals from
the Slave
Signal at
SDA
S
t
a
r
t
Slave
Address
with
R/W=0
Address
Byte
A
C
K
A
C
K
0
0
0
1
1
S
t
o
p
A
C
K
0
1
0
1
1
Slave
Address
with
R/W=1
A
C
K
S
t
a
r
t
Last Read
Data Byte
First Read
Data Byte
A
C
K
One or more Data Bytes
Current Address Read
Setting the Current Address
Random Address Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9252WV24I-2.7 | PANAVISE CCTV CAMERA MOUNT BASES, COLOR: BLACK, TRI-FOOT |
| X9252YV24I-2.7 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252TV24I-2.7 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| X9252US24I-2.7 | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9252UV24IZ-2.7 | 功能描述:IC POT DGTL QUAD 50K OHM 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9252WAZ WAF | 制造商:Intersil Corporation 功能描述: |
| X9252WS24I-2.7 | 功能描述:IC XDCP QUAD 256TAP 10K 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| X9252WS24IZ-2.7 | 制造商:Intersil Corporation 功能描述:DGTL POTENTIOMETER 256POS 10KOHM QUAD 24SOIC W - Rail/Tube |
| X9252WV24-2.7 | 功能描述:IC DCP QUAD 10K 256TAP 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。