參數(shù)資料
型號(hào): X9252
廠(chǎng)商: Intersil Corporation
英文描述: Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface
中文描述: 低功耗四256抽頭2線(xiàn)總線(xiàn)上/下接口
文件頁(yè)數(shù): 16/21頁(yè)
文件大?。?/td> 126K
代理商: X9252
X9252
16 of 21
REV 1.4.1 7/29/03
www.xicor.com
Byte Write Operation
For any Byte Write operation, the X9252 requires the
Slave Address byte, an Address Byte, and a Data Byte
(See Figure 6). After each of them, the X9252
responds with an ACK. The master then terminates the
transfer by generating a STOP condition. At this time, if
the write operation is to a volatile register (WCR, or
SR), the X9252 is ready for the next read or write
operation. If the write operation is to a nonvolatile
register (DR), and the WP pin is high, the X9252
begins the internal write cycle to the nonvolatile
memory. During the internal nonvolatile write cycle, the
X9252 does not respond to any requests from the
master. The SDA output is at high impedance.
The SR bits and WP pin determine the register being
accessed through the 2-wire interface. See Table 1 on
page 11.
As noted before, that any write operation to a Data
Register (DR), also writes to the WCR of the corre-
sponding DCP.
For example, to write 3Ahex to the Data Register 1 of
DCP2 the following sequence is required:
During the sequence of this example, WP pin must be
high, and A0, A1, and A2 pins must be low. When com-
pleted, the DR21 register will be set to 3Ah, and also
the WCR2.
Figure 6. Byte Write Sequence
START
Slave Address
ACK
Address Byte
ACK
Data Byte
ACK
STOP
0101 0000
0000 0111
0000 0011
START
Slave Address
ACK
Address Byte
ACK
Data Byte
ACK
STOP
0101 0000
0000 0010
0011 1010
(Hardware Address = 000,
and a Write command)
(Indicates Status Register
address)
(Data Register 1 and
NVEnable selected)
(Hardware address = 000,
Write command)
(Access DCP2)
(Write Data Byte 3Ah)
S
t
a
r
t
S
t
o
p
Slave
Address
Address
Byte
Data
Byte
A
C
K
Signals from
the Master
Signals from
the Slave
A
C
K
0
0
0
1
1
A
C
K
Write
Signal at SDA
相關(guān)PDF資料
PDF描述
X9252US24I-2.7 Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface
X9252US24IZ-2.7 Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface
X9252WS24I-2.7 RES ARRAY 10 OHM 8TERM 4RES SMD
X9252YV24IZ-2.7 Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface
X9252WV24IZ-2.7 KIT RF SHIELD LARGE MULTI-HEIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X9252TS24I-2.7 功能描述:IC XDCP QUAD 256TAP 100K 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類(lèi)型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
X9252TS24IZ-2.7 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface
X9252TV24-2.7 功能描述:IC DCP QUAD 100K 256TAP 24-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類(lèi)型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
X9252TV24I-2.7 功能描述:IC DCP QUAD 100K 256TAP 24-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類(lèi)型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
X9252TV24IZ-2.7 功能描述:IC POT DGTL QUAD 100KOHM 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類(lèi)型:非易失 接口:I²C(設(shè)備位址) 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)