參數(shù)資料
型號: X4163S8Z
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
封裝: ROHS COMPLIANT, SOIC-8
文件頁數(shù): 3/22頁
文件大?。?/td> 342K
代理商: X4163S8Z
11
FN8120.2
November 26, 2007
Figure 8. Byte Write Sequence
Serial Write Operations
BYTE WRITE
For a write operation, the device requires the Slave
Address Byte and a Word Address Byte. This gives
the master access to any one of the words in the
array. After receipt of the Word Address Byte, the
device responds with an acknowledge, and awaits
the next eight bits of data. After receiving the 8 bits of
the Data Byte, the device again responds with an
acknowledge. The master then terminates the trans-
fer by generating a stop condition, at which time the
device begins the internal write cycle to the nonvola-
tile memory. During this internal write cycle, the
device inputs are disabled, so the device will not
respond to any requests from the master. The SDA
output is at high impedance. See Figure 8.
A write to a protected block of memory will suppress
the acknowledge bit.
Page Write
The device is capable of a page write operation. It is
initiated in the same manner as the byte write opera-
tion; but instead of terminating the write cycle after the
first data byte is transferred, the master can transmit
an unlimited number of 8-bit bytes. After the receipt of
each byte, the device will respond with an acknowl-
edge, and the address is internally incremented by
one. The page address remains constant. When the
counter reaches the end of the page, it “rolls over” and
goes back to ‘0’ on the same page. This means that
the master can write 64 bytes to the page starting at
any location on that page. If the master begins writing
at location 60, and loads 12-bytes, then the first 4-
bytes are written to locations 60 through 63, and the
last 8-bytes are written to locations 0 through 7. After-
wards, the address counter would point to location 8 of
the page that was just written. If the master supplies
more than 64-bytes of data, then new data over-writes
the previous data, one byte at a time.
Figure 9. Page Write Operation
S
t
a
r
t
S
t
o
p
Slave
Address
Word Address
Byte 0
Data
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
0
Word Address
Byte 1
A
C
K
0
1
0
1
S
t
a
r
t
S
t
o
p
Slave
Address
Word Address
Byte 1
Data
(n)
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
0
Data
(1)
A
C
K
(1 < n < 64)
Word Address
Byte 0
A
C
K
1
0
10
X4163, X4165
相關(guān)PDF資料
PDF描述
X4165V8-2.7 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
X4165S8-4.5A 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
X5001S8-1.8 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
X5043V14I-2.7A 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
X5045M8I-4.5A 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X4163S8Z-2.7 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16K EEPROM
X4163S8Z-2.7A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16K EEPROM
X4163S8Z-4.5A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor with 16K EEPROM
X4163V8 功能描述:IC SUPERVISOR CPU 16K EE 8-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標準包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時:最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X4163V8-2.7 功能描述:IC SUPERVISOR CPU 16K EE 8-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標準包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時:最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件