- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372528 > X1227V8Z-2.7 (INTERSIL CORP) RTC Module With CPU Supervisor PDF資料下載
參數(shù)資料
| 型號： | X1227V8Z-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | XO, clock |
| 英文描述： | RTC Module With CPU Supervisor |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-8 |
| 文件頁數(shù)： | 8/28頁 |
| 文件大?。?/td> | 442K |
| 代理商： | X1227V8Z-2.7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
X1227
REV 1.1.20 1/13/03
Characteristics subject to change without notice.
8 of 28
www.xicor.com
POWER ON RESET
Application of power to the X1227 activates a Power
On Reset Circuit that pulls the RESET pin active. This
signal provides several benefits.
– It prevents the system microprocessor from starting
to operate with insufficient voltage.
– It prevents the processor from operating prior to sta-
bilization of the oscillator.
– It allows time for an FPGA to download its configura-
tion prior to initialization of the circuit.
– It prevents communication to the EEPROM, greatly
reducing the likelihood of data corruption on power up.
When V
CC
exceeds the device V
TRIP
threshold value
for typically 250ms the circuit releases RESET, allow-
ing the system to begin operation. Recommended slew
rate is between 0.2V/ms and 50V/ms.
WATCHDOG TIMER OPERATION
The watchdog timer is selectable. By writing a value to
WD1 and WD0, the watchdog timer can be set to 3 dif-
ferent time out periods or off. When the Watchdog
timer is set to off, the watchdog circuit is configured for
low power operation.
Watchdog Timer Restart
The Watchdog Timer is started by a falling edge of
SDA when the SCL line is high and followed by a stop
bit. The start signal restarts the watchdog timer
counter, resetting the period of the counter back to the
maximum. If another start fails to be detected prior to
the watchdog timer expiration, then the RESET pin
becomes active. In the event that the start signal
occurs during a reset time out period, the start will
have no effect. When using a single START to refresh
watchdog timer, a STOP bit should be followed to reset
the device back to stand-by mode.
LOW VOLTAGE RESET OPERATION
When a power failure occurs, and the voltage to the
part drops below a fixed v
TRIP
voltage, a reset pulse is
issued to the host microcontroller. The circuitry moni-
tors the V
CC
line with a voltage comparator which
senses a preset threshold voltage. Power up and
power down waveforms are shown in Figure 4. The
Low Voltage Reset circuit is to be designed so the
RESET signal is valid down to 1.0V.
When the low voltage reset signal is active, the operation
of any in progress nonvolatile write cycle is unaffected,
allowing a nonvolatile write to continue as long as possi-
ble (down to the power on reset voltage). The low voltage
reset signal, when active, terminates in progress commu-
nications to the device and prevents new commands, to
reduce the likelihood of data corruption.
Figure 3. Watchdog Restart/Time Out
t
RSP
<t
WDO
t
RST
RESET
SDA
t
RSP
Note:
All inputs are ignored during the active reset period (t
RST
).
t
RST
SCL
t
RSP
>t
WDO
t
RSP
>t
WDO
Start
Stop
Start
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1227S8ZT1 | RTC Module With CPU Supervisor |
| X1228(中文) | Real Time Clock/Calendar/CPU Supervisor with EEPROM(實時時鐘/日歷/帶EEPROM的CPU監(jiān)控電路) |
| X1242S8 | 200V Single N-Channel HEXFET Power MOSFET in a SO-8 package; A IRF7450 with Standard Packaging |
| X1242 | Real Time Clock/Calendar/Alarms/CPU Supervisor(實時時鐘/日歷/鬧鐘/帶EEPROM的監(jiān)控) |
| x1243(中文) | Real Time Clock/Calendar/Alarm with EEPROM(帶EEPROM的實時時鐘/日歷/鬧鐘) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1227V8Z-4.5A | 功能描述:IC RTC/CAL/CPU SUP EE 8-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| X1228 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1228_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1228EVM | 制造商:Intersil Corporation 功能描述:A Evaluation Board (Connecting to X1228 Through PIC16C57 MCU,and Testing All Functions,Including Settings of Time,Alarm,Programmable Frequency Output,Digital/Analog Tuning,Watchdog and Reset Threshold),and A Development Data CD 制造商:Intersil Corporation 功能描述:A Evaluation Board (Connecting to X1228 Through PIC16C57 MCU, and Testing All Functions, Including Settings of Time, Alarm, Programmable Frequency Output, Digital/Analog Tuning, Watchdog and Reset Threshold), and A Development Data CD |
| X1228S14 | 功能描述:IC RTC CPU SUP WDT 4K EE 14-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。