- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372528 > X1227V8Z-2.7 (INTERSIL CORP) RTC Module With CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X1227V8Z-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | XO, clock |
| 英文描述： | RTC Module With CPU Supervisor |
| 中文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-8 |
| 文件頁(yè)數(shù)： | 13/28頁(yè) |
| 文件大?。?/td> | 442K |
| 代理商： | X1227V8Z-2.7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
X1227
REV 1.1.20 1/13/03
Characteristics subject to change without notice.
13 of 28
www.xicor.com
A write to a protected block of memory is ignored, but
will still receive an acknowledge. At the end of the write
command, the X1227 will not initiate an internal write
cycle, and will continue to ACK commands.
Page Write
The X1227 has a page write operation. It is initiated in
the same manner as the byte write operation; but
instead of terminating the write cycle after the first data
byte is transferred, the master can transmit up to 63
more bytes to the memory array and up to 7 more
bytes to the clock/control registers. (Note: Prior to writ-
ing to the CCR, the master must write a 02h, then 06h
to the status register in two preceding operations to
enable the write operation. See “Writing to the Clock/
Control Registers.”
After the receipt of each byte, the X1227 responds with
an acknowledge, and the address is internally incre-
mented by one. When the counter reaches the end of
the page, it “rolls over” and goes back to the first
address on the same page. This means that the mas-
ter can write 64 bytes to a memory array page or 8
bytes to a CCR section starting at any location on that
page. For example, if the master begins writing at loca-
tion 40 of the memory and loads 30 bytes, then the first
23 bytes are written to addresses 45 through 63, and
the last 7 bytes are written to columns 0 through 6.
Afterwards, the address counter would point to location
7 on the page that was just written. If the master sup-
plies more than the maximum bytes in a page, then the
previously loaded data is over written by the new data,
one byte at a time. Refer to Figure 12.
The master terminates the Data Byte loading by issu-
ing a stop condition, which causes the X1227 to begin
the nonvolatile write cycle. As with the byte write oper-
ation, all inputs are disabled until completion of the
internal write cycle. Refer to Figure 13 for the address,
acknowledge, and data transfer sequence.
Stops and Write Modes
Stop conditions that terminate write operations must
be sent by the master after sending at least 1 full data
byte and it’s associated ACK signal. If a stop is issued
in the middle of a data byte, or before 1 full data byte +
ACK is sent, then the X1227 resets itself without per-
forming the write. The contents of the array are not
affected.
Figure 13. Page Write Sequence
Word
Address 0
S
t
a
r
t
S
t
o
p
Slave
Address
Word
Address 1
Data
(n)
A
C
K
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
0
Data
(1)
A
C
K
1
≤
n
≤
64 for EEPROM array
1
≤
n
≤
8 for CCR
1
1
1
1
0 0 0 0 0 0 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1227S8ZT1 | RTC Module With CPU Supervisor |
| X1228(中文) | Real Time Clock/Calendar/CPU Supervisor with EEPROM(實(shí)時(shí)時(shí)鐘/日歷/帶EEPROM的CPU監(jiān)控電路) |
| X1242S8 | 200V Single N-Channel HEXFET Power MOSFET in a SO-8 package; A IRF7450 with Standard Packaging |
| X1242 | Real Time Clock/Calendar/Alarms/CPU Supervisor(實(shí)時(shí)時(shí)鐘/日歷/鬧鐘/帶EEPROM的監(jiān)控) |
| x1243(中文) | Real Time Clock/Calendar/Alarm with EEPROM(帶EEPROM的實(shí)時(shí)時(shí)鐘/日歷/鬧鐘) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1227V8Z-4.5A | 功能描述:IC RTC/CAL/CPU SUP EE 8-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 實(shí)時(shí)時(shí)鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/日歷 特點(diǎn):警報(bào)器，閏年，SRAM 存儲(chǔ)容量:- 時(shí)間格式:HH:MM:SS（12/24 小時(shí)） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| X1228 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1228_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock/Calendar/CPU Supervisor with EEPROM |
| X1228EVM | 制造商:Intersil Corporation 功能描述:A Evaluation Board (Connecting to X1228 Through PIC16C57 MCU,and Testing All Functions,Including Settings of Time,Alarm,Programmable Frequency Output,Digital/Analog Tuning,Watchdog and Reset Threshold),and A Development Data CD 制造商:Intersil Corporation 功能描述:A Evaluation Board (Connecting to X1228 Through PIC16C57 MCU, and Testing All Functions, Including Settings of Time, Alarm, Programmable Frequency Output, Digital/Analog Tuning, Watchdog and Reset Threshold), and A Development Data CD |
| X1228S14 | 功能描述:IC RTC CPU SUP WDT 4K EE 14-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 實(shí)時(shí)時(shí)鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/日歷 特點(diǎn):警報(bào)器，閏年，SRAM 存儲(chǔ)容量:- 時(shí)間格式:HH:MM:SS（12/24 小時(shí)） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。