- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140344 > WV3DG72256V75AD2SG (WHITE ELECTRONIC DESIGNS CORP) 256M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 PDF資料下載
參數(shù)資料
| 型號： | WV3DG72256V75AD2SG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 256M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168 |
| 封裝： | ROHS COMPLIANT, DIMM-168 |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 253K |
| 代理商： | WV3DG72256V75AD2SG |
WV3DG72256V-AD2
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
January 2006
Rev. 0
AC OPERATING TEST CONDITIONS
VCC = 3.3V, 0°C
≤ TA ≤ 70°C
Parameter
Value
Units
AC Input level (VIN/VIL)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
AC OPERATING TEST CONDITIONS
Parameter
Symbol
Value
Units
Notes
133/100
Row active to row active delay
tRRD(MIN)
15
ns
1
RAS# to CAS# delay
tRCD(MIN)
20
ns
1
Row Precharge time
tRP(MIN)
20
ns
1
Row active time
tRAS(MIN)
45
ns
1
tRAS(MAX)
100
s
Row cycle time
tRC(MIN)
65
ns
1
Last data in to row precharge
tRDL(MIN)
2
CLK
2
Last data in to Active delay
tDAL(MIN)
2 CLK + tRP
—
Last data in to new col. address delay
tCDL(MIN)
1
CLK
1
Last data in to burst stop
tBDL(MIN)
1
CLK
2
Col. address to col. address delay
tCCD(MIN)
1
CLK
2
Number of valid output data
CAS Latency = 3
2
CLK
3
Cas Latency = 2
1
ea
4
Notes: 1. The minimum number of clock cycles is determined by driving the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
3.3V
1220
870
Output
VOH (DC)=2.4V, IOH
VOL (DC)=2.4V, IOL=-2mA
(Fig. 1) DC output load circuit
(Fig. 2) AC output load circuit
50pF
VTT=1.4V
50
Output
50pF
Z0 = 50
PRELIMINARY*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3DG7268V75AD1 | 64M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, ZMA144 |
| WV3HG2128M64EEU665D6SG | 256M X 64 DDR DRAM MODULE, 0.45 ns, DMA240 |
| WS128K32N-25HSME | 512K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CHIP66 |
| WMF128K8-60FESMD5 | 128K X 8 FLASH 5V PROM, 60 ns, CDFP32 |
| WMS512K8VL-120DECEA | 512K X 8 STANDARD SRAM, 120 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WV3DG72256V-AD2 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 SDRAM, REGISTERED |
| WV3DG7266V10D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB -2x32Mx72 SDRAM, UNBUFFERED, w/PLL |
| WV3DG7266V75D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB -2x32Mx72 SDRAM, UNBUFFERED, w/PLL |
| WV3DG7266V7D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB -2x32Mx72 SDRAM, UNBUFFERED, w/PLL |
| WV3DG7266V-D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB -2x32Mx72 SDRAM, UNBUFFERED, w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。