
Production Data
WM2630
WOLFSON MICROELECTRONICS LTD
PD Rev 1.1 February 2001
5
Test Characteristics
:
R
L
= 10k
, C
L
= 100pF AVDD = DVDD = 5V ±
10%, V
REF
= 2.048V and AVDD = DVDD = 3V ±
10%, V
REF
= 1.024V over
recommended operating free-air temperature range (unless noted otherwise).
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Reference Configured as Input
Reference input resistance
RREF
50
k
Reference input capacitance
CREF
10
pF
Reference feedthrough
V
REF
=2V
PP
at 1kHz
+ 2.048V DC, DAC code 0
V
REF
= 0.4V
PP
+ 2.048V DC,
DAC code 2048
Slow
Fast
-84
dB
Reference input bandwidth
1.9
2.2
MHz
MHz
Reference Configured as Output
Low reference voltage
V
REFOUTL
1.010
1.024
1.040
V
High reference voltage
V
REFOUTH
VDD > 4.75V
2.020
2.048
2.096
V
Output source current
I
REFSRC
1
mA
Output sink current
I
REFSNK
-1
mA
Load Capacitance
in parallel with 100nF cap.
1
10
μ
F
PSRR
60
dB
Digital Inputs
High level input current
I
IH
Input voltage = DVDD
1
μ
A
Low level input current
I
IL
Input voltage = 0V
-1
μ
A
Input capacitance
C
I
8
pF
Notes
:
1.
Integral non-linearity (INL)
is the maximum deviation of the output from the line between zero and full scale excluding the
effects of zero code and full scale errors).
2.
Differential non-linearity (DNL)
is the difference between the measured and ideal 1LSB amplitude change
of any adjacent two codes. A guarantee of monotonicity means the output voltage changes in the same
direction (or remains constant) as a change in digital input code.
3.
Zero code error
is the voltage output when the DAC input code is zero.
4.
Gain error
is the deviation from the ideal full-scale output excluding the effects of zero code error.
5.
Power supply rejection ratio
is measured by varying AVDD from 4.5V to 5.5V and measuring the
proportion of this signal imposed on the zero code error and the gain error.
6.
Zero code error
and
Gain error
temperature coefficients are normalised to full-scale voltage.
7.
Output load regulation
is the difference between the output voltage at full scale with a 10k
load and 2k
load. It is expressed as a percentage of the full scale output voltage with a 10k
load.
8.
I
DD
is measured while continuously writing code 2048 to the DAC. For V
IH
< DVDD - 0.7V and V
IL
> 0.7V
supply current will increase.
9.
Slew rate results
are for the lower value of the rising and falling edge slew rates.
10.
Settling time
is the time taken for the signal to settle to within 0.5LSB of the final measured value for both rising and falling
edges. Limits are ensured by design and characterisation, but are not production tested.