參數(shù)資料
型號(hào)： WEDPNF8M721V-1012BI
廠商： MICROSEMI CORP-PMG MICROELECTRONICS
元件分類： 存儲(chǔ)器
英文描述： SPECIALTY MEMORY CIRCUIT, PBGA275
封裝： 32 X 25 MM, PLASTIC, BGA-275
文件頁(yè)數(shù)： 14/42頁(yè)
文件大?。?/td> 1297K
代理商： WEDPNF8M721V-1012BI
21
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WEDPNF8M721V-XBX
During the unlock bypass mode, only the Unlock Bypass
Program and Unlock Bypass Reset commands are valid. To
exit the unlock bypass mode, the system must issue the
two-cycle unlock bypass reset command sequence. The
first cycle must contain the data 90h; the second cycle the
data 00h. Addresses are “don't care” for both cycles. The
device then returns to reading array data.
Figure 6 illustrates the algorithm for the program operation.
See the Erase/Program Operations table in the “Flash AC
Characteristics” for parameters, and to Figure 12 for timing
diagrams.
AUTOSELECT COMMAND SEQUENCE
The autoselect command sequence allows the host system
to determine whether or not a sector is protected. Table 7
shows the address and data requirements. This method is
an alternative to that shown in Table 6, which is intended for
PROM programmers and requires VID on address bit FA9.
The autoselect command sequence is initiated by writing
two unlock cycles, followed by the autoselect command.
The device then enters the autoselect mode, and the sys-
tem may read at any address any number of times, without
initiating another command sequence.
A read cycle containing a sector address (SA) and the ad-
dress 02h in word mode (or 04h in byte mode) returns
02h in that sector is protected, or 00h if it is unprotected.
Refer to Table 5 for valid sector addresses.
The system must write the reset command to exit autoselect
mode and return to reading array data.
WORD/BYTE PROGRAM COMMAND SEQUENCE
The system may program the device by word or byte, de-
pending on the state of the BYTE1 pin. Programming is a
four-bus-cycle operation. The program command se-
quence is initiated by writing two unlock write cycles, fol-
lowed by the program set-up command. The program ad-
dress and data are written next, which in turn initiate the
Embedded Program algorithm. The system is not required
to provide fur ther controls or timing. The device automati-
cally provides internally generated program pulses and veri-
fies the programmed cell margin. Table 7 shows the ad-
dress and data requirements for the byte program com-
mand sequence.
When the Embedded program algorithm is complete, the
device then returns to reading array data and addresses are
no longer latched. The system can determine the status of
the program operation by using FD7, FD6, or RY/BY1. See
“Write Operation Status” for information on these status bits.
FIG. 6 PROGRAM OPERATION
NOTE: See Table 7 for program command sequence.
相關(guān)PDF資料
PDF描述
WS512K16-35FLM 512K X 16 MULTI DEVICE SRAM MODULE, 35 ns, CDFP44
WS512K32NV-15G2UM 512K X 32 MULTI DEVICE SRAM MODULE, 15 ns, CQFP68
WS512K8-35CMEA 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CDMA32
WF2M32-90G4TC 8M X 8 FLASH 12V PROM MODULE, 90 ns, QMA68
WED3DL644V10BC 4M X 64 SYNCHRONOUS DRAM, 7 ns, PBGA153
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WEDPNF8M721V-1012BM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1210BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*