參數(shù)資料
型號(hào): WEDPN8M72V-133B2C
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 8M X 72 SYNCHRONOUS DRAM, 5.5 ns, PBGA219
封裝: 21 X 25 MM, PLASTIC, BGA-219
文件頁數(shù): 1/13頁
文件大?。?/td> 468K
代理商: WEDPN8M72V-133B2C
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WEDPN8M72V-XB2X
White Electronic Designs
January 2005
Rev. 4
White Electronic Designs Corp. reserves the right to change products or specications without notice.
GENERAL DESCRIPTION
The 64MByte (512Mb) SDRAM is a high-speed CMOS,
dynamic random-access ,memory using 5 chips containing
134,217,728 bits. Each chip is internally congured as a
quad-bank DRAM with a synchronous interface. Each of
the chip’s 33,554,432-bit banks is organized as 4,096 rows
by 512 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank and
row to be accessed (BA0, BA1 select the bank; A0-11 select
the row). The address bits registered coincident with the
READ or WRITE command are used to select the starting
column location for the burst access.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 512Mb SDRAM uses an internal pipelined architecture
to achieve high-speed operation. This architecture is
compatible with the 2n rule of prefetch architectures, but
it also allows the column address to be changed on every
clock cycle to achieve a high-speed, fully random access.
Precharging one bank while accessing one of the other three
banks will hide the precharge cycles and provide seamless,
high-speed, random-access operation.
8Mx72 Synchronous DRAM
FEATURES
High Frequency = 100, 125, 133MHz
Package:
219 Plastic Ball Grid Array (PBGA), 21 x 25mm
Single 3.3V ± 0.3V power supply
Fully Synchronous; all signals registered on positive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1, 2, 4, 8 or full page
4096 refresh cycles
Commercial, Industrial and Military Temperature
Ranges
Organized as 8M x 72
Weight: WEDPN8M72V-XB2X - 2 grams typical
BENEFITS
60% SPACE SAVINGS
Reduced part count
Reduced I/O count
19% I/O Reduction
Lower inductance and capacitance for low noise
performance
Suitable for hi-reliability applications
Upgradeable to 16M x 72 and 32M x 72 densities
(contact factory for information)
* This product is subject to change without notice.
54
TSOP
54
TSOP
54
TSOP
54
TSOP
54
TSOP
11.9
22.3
Area
5 x 265mm2 = 1328mm2
525mm2
60%
5 x 54 pins = 270 pins
219 Balls
19%
I/O
Count
White Electronic Designs
WEDPN8M72V-XB2X
21
25
Discrete Approach
Actual Size
S
A
V
I
N
G
S
相關(guān)PDF資料
PDF描述
WEDPN8M72V-133B2C 8M X 72 SYNCHRONOUS DRAM, 5.5 ns, PBGA219
WEDPN8M72V-133BC 8M X 72 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA270
WEDPN8M72VR-100BI 8M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219
WEDPN8M72VR-100BI 8M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219
WEDPN8M72VR-66BI 8M X 72 SYNCHRONOUS DRAM MODULE, 7.5 ns, PBGA219
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WEDPN8M72V-133B2I 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM
WEDPN8M72V-133B2M 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM
WEDPN8M72V-133BC 制造商:Microsemi Corporation 功能描述:8M X 72 SDRAM MODULE, 3.3V, 133 MHZ, 219 PBGA 25MM X 35MM, C - Bulk
WEDPN8M72VR-XBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Registered SDRAM MCP
WEDPN8M72V-XB2X 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM