- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140370 > W9812G6DH-8H (WINBOND ELECTRONICS CORP) 8M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | W9812G6DH-8H |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, 0.80 MM PITCH, ROHS COMPLIANT, TSOP2-54 |
| 文件頁數(shù)： | 7/44頁 |
| 文件大?。?/td> | 1221K |
| 代理商： | W9812G6DH-8H |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
W981216DH/ W9812G6DH
Publication Release Date: June 6, 2005
- 15 -
Revision A08
12.10 Write Interrupted by a Read
A Read Command will interrupt a burst write operation on the same clock cycle that the Read
Command is activated. The DQs must be in the high impedance state at least one cycle before the
new read data appears on the outputs to avoid data contention. When the Read Command is
activated, any residual data from the burst write cycle will be ignored.
12.11 Burst Stop Command
A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open
for future Read or Write Commands to the same page of the active bank, if the burst length is full page.
Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop
Command is defined by having RAS and CAS high with CS and WE low at the rising edge of the clock.
The data DQs go to a high impedance state after a delay which is equal to the CAS Latency in a burst
read cycle interrupted by Burst Stop. If a Burst Stop Command is issued during a full page burst write
operation, then any residual data from the burst write cycle will be ignored.
12.12 Addressing Sequence of Sequential Mode
A column access is performed by increasing the address from the column address which is input to
the device. The disturb address is varied by the Burst Length as shown in Table 2.
Table 2 Address Sequence of Sequential Mode
DATA
ACCESS ADDRESS
BURST LENGTH
Data 0
n
BL = 2 (disturb address is A0)
Data 1
n + 1
No address carry from A0 to A1
Data 2
n + 2
BL = 4 (disturb addresses are A0 and A1)
Data 3
n + 3
No address carry from A1 to A2
Data 4
n + 4
Data 5
n + 5
BL = 8 (disturb addresses are A0, A1 and A2)
Data 6
n + 6
No address carry from A2 to A3
Data 7
n + 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WS512K32-120G2M | 2M X 8 MULTI DEVICE SRAM MODULE, 120 ns, CQFP68 |
| WS512K32-35G4C | 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
| WS512K32-55G4M | 2M X 8 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
| WMS512K8B-25DECEA | 512K X 8 STANDARD SRAM, 25 ns, CDSO32 |
| WS256K8-55CMA | 256K X 8 MULTI DEVICE SRAM MODULE, 55 ns, CDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9812G6GH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M X 4 BANKS X 16 BITS SDRAM |
| W9812G6GH-6 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M X 4 BANKS X 16 BITS SDRAM |
| W9812G6GH-6C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M X 4 BANKS X 16 BITS SDRAM |
| W9812G6GH-6I | 制造商:WINBOND 制造商全稱:Winbond 功能描述:2M X 4 BANKS X 16 BITS SDRAM |
| W9812G6GH-75 | 制造商:Winbond Electronics Corp 功能描述:8M * 16 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。