- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363888 > W48C111-17 (Cypress Semiconductor Corp.) 100-MHz Mobile Motherboard System Clock(100-MHz 移動主板系統(tǒng)時鐘) PDF資料下載
參數(shù)資料
| 型號： | W48C111-17 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 100-MHz Mobile Motherboard System Clock(100-MHz 移動主板系統(tǒng)時鐘) |
| 中文描述： | 100兆赫移動主板的系統(tǒng)時鐘（100兆赫移動主板系統(tǒng)時鐘） |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 114K |
| 代理商： | W48C111-17 |
PRELIMINARY
100-MHz Mobile Motherboard System Clock
W48C111-17
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
November 2, 1999, rev. **
Features
Maximized EMI suppression using Cypress’s Spread
Spectrum technology
Power-on default to spread mode
Two copies of CPU output
Six copies of PCI output (synchronous w/CPU outputs)
One copy of 48-MHz USB output
One Buffered copy of 14.318-MHz input reference signal
Supports 100-MHz or 66-MHz CPU operation
Power management control input pins
Low Frequency Test Mode
Available in 28-pin SSOP (209 mil)
Key Specifications
Supply Voltages: .......................................V
DDQ3
= 3.3V±5%
V
DDQ2
= 2.5V±5%
CPU0:1 Skew: ............................................................175 ps
CPU0:1 Cycle-to-Cycle Jitter: .....................................200 ps
PCI_F, PCI1:5 Skew:...................................................500 ps
PCI_F, PCI1:5 Cycle-to-Cycle Jitter: ...........................250 ps
CPU to PCI Skew: ........................1.5 to 4.0 ns (CPU Leads)
Output Duty Cycle: .................................................... 45/55%
PCI_F, PCI Edge Rate:.............................................. >1 V/ns
CPU_STOP#, PWR_DWN#, PCI_STOP#: 250-k
pull-up
resistor
Table 1. Pin Selectable Frequency
SEL100/66#
CPU(0:1)
PCI
Spread%
0
66.6 MHz
33.3
–0.5%
1
100 MHz
33.3
–0.5%
Pin Configuration
Block Diagram
GND
VDDQ3
REF
VDDQ2
CPU0
CPU1
GND
VDDQ3
GND
PCI_STOP#
CPU_STOP#
PWR_DWN#
48MHz
SEL100/66#
28
27
26
25
24
23
22
21
20
19
18
17
16
15
X1
X2
GND
PCI_F
PCI1
VDDQ3
PCI2
PCI3
VDDQ3
PCI4
PCI5
GND
VDDQ3
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
VDDQ3
REF
CPU0
CPU1
PCI_F
XTAL
OSC
PLL Ref Freq
PLL 1
SEL100/66#
X2
X1
VDDQ3
Stop
Signal
Control
Stop
Signal
Control
PCI1
PWR_DWN#
Power
Down
Control
PCI2
PCI3
PCI4
PCI5
÷2/÷3
VDDQ2
PCI_STOP#
CPU_STOP#
PLL 2
48MHz
VDDQ3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W48C111 | Frequency Generator for Integrated Core Logic |
| W48C20 | Audio Subsystem Clock Generator(音頻子系統(tǒng)時鐘發(fā)生器) |
| W48C55A | Frequency Synthesizers(頻率合成器) |
| W48C54A | Frequency Synthesizers(頻率合成器) |
| W48S101-04 | Spread Spectrum Motherboard Frequency Generator(寬頻譜主板頻率發(fā)生器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W48C20 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Audio Subsystem Clock Generator |
| W48C20-08G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator |
| W48C2102GT | 制造商:ICWORKS 功能描述:New |
| W48C54A-05G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| W48C54A-09G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。