參數(shù)資料
型號(hào)： W3EG6433S262BD4
廠商： WHITE ELECTRONIC DESIGNS CORP
元件分類(lèi)： DRAM
英文描述： 32M X 64 DDR DRAM MODULE, 0.75 ns, DMA200
封裝： SODIMM-200
文件頁(yè)數(shù)： 11/13頁(yè)
文件大?。?/td> 342K
代理商： W3EG6433S262BD4
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3EG6433S-AD4
-BD4
May 2005
Rev. 1
PRELIMINARY
White Electronic Designs Corp. reserves the right to change products or specications without notice.
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC
OPERATING CONDITIONS
AC CHARACTERISTICS
335
262
265/202
UNITS NOTES
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
Access window of DQs from CK/CK#
tAC
-0.70
+0.70
-0.75
+0.75
-0.75
+0.75
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
tCK
26
CK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
tCK
26
Clock cycle time
CL = 2.5 tCK (2.5)
6
13
7.5
13
7.5
13
ns
40, 45
CL = 2
tCK (2)
7.5
13
7.5
13
7.5/10
13
ns
40, 45
DQ and DM input hold time relative to DQS
tDH
0.45
0.5
ns
23, 27
DQ and DM input setup time relative to DQS
tDS
0.45
0.5
ns
23, 27
DQ and DM input pulse width (for each input)
tDIPW
1.75
ns
27
Access window of DQS from CK/CK#
tDQSCK
-0.60
+0.60
-0.75
+0.75
-0.75
+0.75
ns
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS-DQ skew, DQS to last DQ valid, per group, per access
tDQSQ
0.4
0.5
ns
22, 23
Write command to rst DQS latching transition
tDQSS
0.75
1.25
0.75
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.20
tCK
DQS falling edge from CK rising - hold time
tDSH
0.20
tCK
Half clock period
tHP
tCH,tCL
ns
8
Data-out high-impedance window from CK/CK#
tHZ
+0.70
+0.75
ns
16, 37
Data-out low-impedance window from CK/CK#
tLZ
-0.70
-0.75
ns
16, 37
Address and control input hold time (fast slew rate)
tIHF
0.75
0.90
ns
12
Address and control input setup time (fast slew rate)
tISF
0.75
0.90
.900
ns
12
Address and control input hold time (slow slew rate)
tIHS
0.8
1
ns
12
Address and control input setup time (slow slew rate)
tISS
0.8
1
ns
12
Address and Control input pulse width (for each input)
tIPW
2.2
ns
LOAD MODE REGISTER command cycle time
tMRD
12
15
ns
相關(guān)PDF資料
PDF描述
WS57C256F-35C 32K X 8 UVPROM, 35 ns, CQCC32
WF128K32A-120HSI 512K X 8 FLASH 12V PROM MODULE, 120 ns, CHIP66
WF512K32-90HI5 512K X 32 FLASH 5V PROM MODULE, 90 ns, CHIP66
WMF2M8-90OPM5 2M X 8 FLASH 5V PROM, 90 ns, CDSO56
WS256K32-35HI 256K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CHIP66
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3EG6433S262D3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 2x16Mx64 DDR SDRAM UNBUFFERED
W3EG6433S263D3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 2x16Mx64 DDR SDRAM UNBUFFERED
W3EG6433S263JD3 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 2x16Mx64 DDR SDRAM UNBUFFERED
W3EG6433S265AD4 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL
W3EG6433S265BD4 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*