參數(shù)資料
型號(hào)： W25Q16CLSFIG
廠商： WINBOND ELECTRONICS CORP
元件分類： PROM
英文描述： 16M X 1 SPI BUS SERIAL EEPROM, PDSO16
封裝： 0.300 INCH, GREEN, PLASTIC, SOIC-16
文件頁(yè)數(shù)： 55/77頁(yè)
文件大?。?/td> 2458K
代理商： W25Q16CLSFIG
W25Q16CL
Publication Release Date: July 08, 2010
- 59 -
Preliminary - Revision A
11.2.37 Erase Security Registers (44h)
The W25Q16CL offers three 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the three security registers.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #1
00h
0 0 0 1
0 0 0 0
Don’t Care
Security Register #2
00h
0 0 1 0
0 0 0 0
Don’t Care
Security Register #3
00h
0 0 1 1
0 0 0 0
Don’t Care
The Erase Security Register instruction sequence is shown in figure 35. The /CS pin must be driven high
after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed.
After /CS is driven high, the self-timed Erase Security Register operation will commence for a time
duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read
Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is
a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch
(WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits LB[3:1] in the Status
Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the
corresponding security register will be permanently locked, Erase Security Register instruction to that
register will be ignored (See 11.1.9 for detail descriptions).
Figure 35. Erase Security Registers Instruction Sequence
Instruction (44h)
相關(guān)PDF資料
PDF描述
W25Q16CVSSIG 16M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q16DWZPIP 16M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q20BWUXIP 2M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BVSSAG 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BVSSAP 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q16CLSFIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CLSNIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CLSNIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CLSSIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CLSSIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*