- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68427 > W25Q128BVFIP (WINBOND ELECTRONICS CORP) 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | W25Q128BVFIP |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| 封裝： | 0.300 INCH, GREEN, SOIC-16 |
| 文件頁數(shù)： | 55/74頁 |
| 文件大?。?/td> | 855K |
| 代理商： | W25Q128BVFIP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
W25Q128BV
Publication Release Date: April 01, 2011
- 59 -
Revision E
7.2.37 Erase Security Registers (44h)
The W25Q128BV offers three 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the three security registers.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #1
00h
0 0 0 1
0 0 0 0
Don’t Care
Security Register #2
00h
0 0 1 0
0 0 0 0
Don’t Care
Security Register #3
00h
0 0 1 1
0 0 0 0
Don’t Care
The Erase Security Register instruction sequence is shown in Figure 35. The /CS pin must be driven high
after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed.
After /CS is driven high, the self-timed Erase Security Register operation will commence for a time
duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read
Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is
a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch
(WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits LB[3:1] in the Status
Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding
security register will be permanently locked, Erase Security Register instruction to that register will be
ignored (See 7.1.9 for detail descriptions).
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (44h)
High Impedance
8
9
29
30
31
24-Bit Address
23
22
2
1
0
*
Mode 0
Mode 3
= MSB
*
Figure 35. Erase Security Registers Instruction Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W25Q16CLSFIP | 16M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| W25Q16CLDAIG | 16M X 1 SPI BUS SERIAL EEPROM, PDIP8 |
| W25Q16CLZPIP | 16M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| W25Q16CLSFIG | 16M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| W25Q16CVSSIG | 16M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W25Q128FV | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIQ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVBIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。