參數(shù)資料
型號(hào): W25Q128BVFIP
廠商: WINBOND ELECTRONICS CORP
元件分類(lèi): PROM
英文描述: 128M X 1 SPI BUS SERIAL EEPROM, PDSO16
封裝: 0.300 INCH, GREEN, SOIC-16
文件頁(yè)數(shù): 30/74頁(yè)
文件大?。?/td> 855K
代理商: W25Q128BVFIP
W25Q128BV
- 36 -
7.2.17 Octal Word Read Quad I/O (E3h)
The Octal Word Read Quad I/O (E3h) instruction is similar to the Fast Read Quad I/O (EBh) instruction
except that the lower four Address bits (A0, A1, A2, A3) must equal 0. As a result, the dummy clocks are
not required, which further reduces the instruction overhead allowing even faster random access for code
execution (XIP). The Quad Enable bit (QE) of Status Register-2 must be set to enable the Octal Word
Read Quad I/O Instruction.
Octal Word Read Quad I/O with “Continuous Read Mode”
The Octal Word Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in Figure 16a. The
upper nibble of the (M7-4) controls the length of the next Octal Word Read Quad I/O instruction through
the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t
care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out
clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS
is raised and then lowered) does not require the E3h instruction code, as shown in Figure 16b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before
issuing normal instructions (See 7.2.20 for detail descriptions).
M7-0
/CS
CLK
Mode 0
Mode 3
0
1
IO
0
IO
1
IO
2
IO
2
3
4
5
20
16
12
8
21
17
22
18
23
19
13
9
14
10
15
11
A23-16
6
7
8
9
4
0
5
1
6
2
7
3
A15-8
A7-0
4
Byte 1
Byte 2
0
5
1
6
2
7
3
4
0
5
1
6
2
7
3
4
0
5
1
6
2
7
3
10
11
12
13
14
4
5
6
7
IOs switch from
Input to Output
Byte 3
15
16
17
18
19
20
21
Instruction (E3h)
4
0
5
1
6
2
7
3
Byte 4
Figure 16a. Octal Word Read Quad I/O Instruction Sequence (Initial instruction or previous M5-4
10)
相關(guān)PDF資料
PDF描述
W25Q16CLSFIP 16M X 1 SPI BUS SERIAL EEPROM, PDSO16
W25Q16CLDAIG 16M X 1 SPI BUS SERIAL EEPROM, PDIP8
W25Q16CLZPIP 16M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q16CLSFIG 16M X 1 SPI BUS SERIAL EEPROM, PDSO16
W25Q16CVSSIG 16M X 1 SPI BUS SERIAL EEPROM, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q128FV 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q128FVAIG 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q128FVAIP 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q128FVAIQ 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q128FVBIG 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI