- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361748 > VSP2260Y CCD SIGNAL PROCESSOR for DIGITAL CAMERAS PDF資料下載
參數(shù)資料
| 型號： | VSP2260Y |
| 英文描述： | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| 中文描述： | CCD信號處理器的數(shù)碼相機 |
| 文件頁數(shù)： | 8/13頁 |
| 文件大?。?/td> | 221K |
| 代理商： | VSP2260Y |
VSP2260
SBMS010
8
FIGURE 2. The Characteristics of PGA Gain.
TABLE I. Programmable OB Clamp Level.
(Negative Reference, pin 39), and CM (Common-Mode
Voltage, pin 37) should be bypassed to ground with a 0.1
μ
F
ceramic capacitor and should not be used elsewhere in the
system, as they affect the stability of these reference levels,
which causes ADC performance degradation. Note that
these are analog output pins and, therefore, do not apply
external voltage.
PROGRAMMABLE GAIN AMPLIFIER (PGA)
Figure 2 shows the characteristics of the PGA gain. The PGA
provides a gain range of –6dB to +42dB, which is linear in dB.
The gain is controlled by a digital code with
10-bit resolution, and can be set through the serial interface
(refer to the “Serial Interface” section for more detail).
The default value of the gain control code is 128 (PGA
Gain = 0dB)
.
However, immediately after power ON, this
value is Unknown. For this reason, the appropriate value must
be set by using the serial interface, or reset to the default value
by strobing the RESET pin.
OPTICAL BLACK (OB) LEVEL CLAMP LOOP
To extract the video information correctly, the CCD signal
must be referenced to a well-established OB level. The
VSP2260 has an auto-calibration loop to establish the OB
level using the optical black pixels output from the CCD
imager. The input signal level of the OB pixels is identified
as the real “OB level”, and the loop should be closed while
CLPOB is active.
During the effective pixel interval, the reference level of the
CCD output signal is clamped to the OB level by the OB
level clamp loop. To determine the loop time constant, an
off-chip capacitor is required, and should be connected to
COB (pin 28). Time constant T is given in the following
equation:
T = C/(16384 I
MIN
)
Where C is the capacitor value connected to COB, I
MIN
is the
minimum current (0.15
μ
A) of the control Digital-to-Analog
Converter (DAC) in the OB level clamp loop, and 0.15
μ
A is
equivalent to 1LSB of the DAC output current. When C is
0.1
μ
F, time constant T is 40.7
μ
s.
Additionally, the slew rate SR is given the following equation:
SR = I
MAX
/C
Where C is the capacitor value connected to COB, I
MAX
is
the maximum current (153
μ
A) of the control DAC in the OB
level clamp loop, and 153
μ
A is equivalent to 1023LSB of
the DAC output current.
Generally, OB level clampling at high speed causes “Clamp
Noise” (or “White Streak Noise”), however, the noise will
decrease by increasing C. On the other hand, an increased C
requires a much longer time to restore from Stand-By mode,
or right after power ON. Therefore, we consider 0.1
μ
F to
0.22
μ
F a reasonable value for C. However, it depends on the
application environment; we recommend making careful
adjustments using trial-and-error.
The “OB clamp level” (the pedestal level) is programmable
through the serial interface (refer to the “Serial Interface”
section for more detail). Table I shows the relationship
between input code and the OB clamp level.
Input Code for Gain Control (0 to 1023)
G
50
40
30
20
10
0
–
10
0
1
2
3
4
5
6
7
8
9
1
1
The active polarity of CLPOB (Active HIGH or Active
LOW) can be selected through the serial interface (refer to
the “Serial Interface” section for more detail). The default
value of CLPOB is “Active LOW”. However, immediately
after power ON, this value is Unknown. For this reason, the
appropriate value must be set by using the serial interface, or
reset to the default value by strobing the RESET pin. The
descriptions and the timing diagrams in this data sheet are all
based on the polarity of Active LOW (default value).
PREBLANKING AND DATA LATENCY
The VSP2260 has an input blanking, or preblanking, func-
tion. When PBLK goes LOW, all digital outputs will go to
ZERO at the 11th rising edge of ADCCK. In this mode, the
digital output data comes out on the rising edge of ADCCK
with a delay of 11 clock cycles (data latency is 11). This is
different from the preblanking mode in which the digital
INPUT CODE
OB CLAMP LEVEL, LSBs OF 10 BITS
0000
0001
0010
0011
0100
0101
0110
0111
0LSB
4LSB
8LSB
12LSB
16LSB
20LSB
24LSB
28LSB
32LSB
36LSB
40LSB
44LSB
48LSB
52LSB
56LSB
1000 (Default)
1001
1010
1011
1100
1101
1110
1111
60LSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSP2262 | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2262K | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2262Y | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2265 | 10-Bit. 25 Msps CCD Signal Processor for Digital Cameras with V/H Timing Generator |
| VSP3000 | 12-Bit, 6MHz CCD/CIS SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSP2260Y/2K | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10-Bit 20Msps Signal Processor RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| VSP2260Y/2KC | 制造商:Texas Instruments 功能描述:AFE VID 1ADC 10-BIT 3V 48LQFP - Tape and Reel |
| VSP2260Y/2KG4 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10-Bit 20Msps Signal Processor RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| VSP2260YG4 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10-Bit 20Msps Signal Processor RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| VSP2262 | 制造商:BB 制造商全稱:BB 功能描述:CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。