參數(shù)資料
型號: VCH16245ADL
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: 16-bit bus transceiver with direction pin; 5V tolerant 3-State
中文描述: LVC/LCX/Z SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48
文件頁數(shù): 2/19頁
文件大小: 107K
代理商: VCH16245ADL
2003 Nov 25
2
Philips Semiconductors
Product specification
16-bit bus transceiver with direction pin; 5 V tolerant;
3-state
74LVC16245A;
74LVCH16245A
FEATURES
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 to 3.6 V
CMOS low power consumption
MULTIBYTE
TM
flow-through standard pin-out
architecture
Low inductance multiple power and ground pins for
minimum noise and ground bounce
Direct interface with TTL levels
High-impedance when V
CC
= 0 V
All data inputs have bushold (74LVCH16245A only)
Complies with JEDEC standard no. 8-1A
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
DESCRIPTION
The 74LVC(H)16245A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families. Inputs can be
driven from either 3.3 or 5 V devices. In 3-state operation,
outputs can handle 5 Volt. These features allow the use of
these devices as a mixed 3.3 and 5 V environment.
The 74LVC(H)16245A is a 16-bit transceiver featuring
non-inverting 3-state bus compatible outputs in both send
and receive directions. The device features two output
enable (nOE) inputs for easy cascading and two
send/receive (nDIR) inputs for direction control. nOE
controls the outputs so that the buses are effectively
isolated. This device can be used as two 8-bit transceivers
or one 16-bit transceiver.
The 74LVCH16245A bushold data inputs eliminates the
need for external pull-up resistors to hold unused inputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
2.5 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
×
N +
Σ
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts;
N = total load switching outputs;
Σ
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
The condition is V
I
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
C
I
C
I/O
C
PD
propagation delay nAn to nBn; nBn to nAn C
L
= 50 pF; V
CC
= 3.3 V
input capacitance
input/output capacitance
power dissipation capacitance per gate
2.2
5.0
10
30
ns
pF
pF
pF
V
CC
= 3.3 V; notes 1 and 2
相關(guān)PDF資料
PDF描述
VCH16373ADGG 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VCH16373ADL 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VCH16374ADGG 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State
VCH16374ADL 16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State
VCH16541ADGG 16-bit buffer/line driver 3-State
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VCH16373ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VCH16373ADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VCH16374ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State
VCH16374ADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State
VCH16541ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State