參數資料
型號: V62C218256
廠商: Mosel Vitelic, Corp.
英文描述: 2.3 Volt 32K X 8 Static RAM(2.3V 32Kx8靜態(tài)RAM)
中文描述: 2.3伏特32K的× 8靜態(tài)存儲器(靜態(tài)內存為2.3V 32Kx8)
文件頁數: 8/11頁
文件大?。?/td> 57K
代理商: V62C218256
8
V62C218256 Rev. 1.3 February 1999
MOSEL V ITELIC
V62C218256
Switching Waveforms (Write Cycle)
Write Cycle 1 (WE Controlled)
(4)
Write Cycle 2 (CE Controlled)
(4)
NOTES:
1.
The internal write time of the memory is defined by the overlap of CE active and WE low. Both signals must be active to initiate and
any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second
transition edge of the signal that terminates the write.
t
WR
is measured from the earlier of CE or WE going HIGH.
During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
OE = V
IL
or V
IH
. However it is recommended to keep OE at V
IH
during write cycle to avoid bus contention.
If CE is LOW during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must
not be applied to them.
t
CW
is measured from CE going LOW to the end of write.
2.
3.
4.
5.
6.
ADDRESS
OUTPUT
INPUT
CE
WE
318256 15
t
WC
t
CW(6)
t
DW
t
DH
t
AW
t
WR(2)
t
WHZ(3)
t
WP(1)
t
AS
ADDRESS
OUTPUT
INPUT
CE
WE
318256 11
t
WC
t
DW
t
DH
t
AW
t
WR(2)
Hi-Z
t
AS
(5)
t
CW(6)
相關PDF資料
PDF描述
V62C2184096 512K X 8, CMOS STATIC RAM
V62C2801024L-100T Ultra Low Power 128K x 8 CMOS SRAM
V62C2801024LL-85V Ultra Low Power 128K x 8 CMOS SRAM
V62C2801024L Ultra Low Power 128K x 8 CMOS SRAM
V62C2801024L(L)-100B Ultra Low Power 128K x 8 CMOS SRAM
相關代理商/技術參數
參數描述
V62C2184096 制造商:MOSEL 制造商全稱:MOSEL 功能描述:512K X 8, CMOS STATIC RAM
V62C256D10L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
V62C256D10LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
V62C256D12L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM
V62C256D12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM