2
V62C2164096 Rev. 1.0 November 2001
MOSEL VITELIC
V62C2164096
Pin Descriptions
A
0
–A
17
These 18 address inputs select one of the 256K x
16 bit segments in the RAM.
Address Inputs
CE
1
, CE
2
* Chip Enable Inputs
CE
1
is active LOW and CE
2
is active HIGH. Both
chip enables must be active to read from or write to
the device. If either chip enable is not active, the
device is deselected and is in a standby power
mode. The I/O pins will be in the high-impedance
state when deselected.
OE
The output enable input is active LOW. With chip
enabled, when OE is Low and WE High, data will
be presented on the I/O pins. The I/O pins will be in
the high impedance state when OE is High.
Output Enable Input
UBE, LBE
Active low inputs. These inputs are used to enable
the upper or lower data byte.
Byte Enable
WE
The write enable input is active LOW and controls
read and write operations. With the chip enabled,
when WE is HIGH and OE is LOW, output data will
be present at the I/O pins; when WE is LOW and
OE is HIGH, the data present on the I/O pins will be
written into the selected memory locations.
Write Enable Input
I/O
1
–I/O
16
These 16 bidirectional ports are used to read data
from and write data into the RAM.
Data Input and Data Output Ports
V
CC
GND
Power Supply
Ground
Pin Configurations (Top View)
44-Pin TSOP-II (Standard)
48 BGA
A4
A3
A2
A1
A0
CE
1
I/O1
I/O2
I/O3
I/O4
VCC
GND
I/O5
I/O6
I/O7
I/O8
WE
A15
A14
A13
A12
A16
A5
A6
A7
OE
UBE
LBE
I/O16
I/O15
I/O14
I/O13
GND
VCC
I/O12
I/O11
I/O10
I/O9
NC
A8
A9
A10
A11
A17
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A
1
2
3
4
5
6
1
Note:
NC means no connect.
2
3
4
5
6
B
C
D
E
F
G
H
TOP VIEW
TOP VIEW
A
BLE
I/O9
I/O10
B
C
D
E
F
G
H
VSS
VCC
I/O15
I/O16
NC
OE
BHE
I/O11
I/O12
I/O13
I/O14
NC
A8
A0
A3
A5
A17
NC
A14
A12
A9
A1
A4
A6
A7
A16
A15
A13
A10
A2
CE
1
I/O2
I/O4
I/O5
I/O6
WE
A11
CE
2
I/O1
I/O3
VCC
VSS
I/O7
I/O8
NC
*CE
2
is available on BGA package only.