- 您現(xiàn)在的位置：買賣IC網 > PDF目錄202172 > V59C1G01408QAUP25A (PROMOS TECHNOLOGIES INC) 256M X 4 DDR DRAM, PBGA68 PDF資料下載
參數資料
| 型號： | V59C1G01408QAUP25A |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 256M X 4 DDR DRAM, PBGA68 |
| 封裝： | GREEN, FBGA-68 |
| 文件頁數： | 21/79頁 |
| 文件大?。?/td> | 1028K |
| 代理商： | V59C1G01408QAUP25A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
28
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
Burst Read Command
The Burst Read command is initiated by having CS and CAS low while holding RAS and WE high at the rising
edge of the clock. The address inputs determine the starting column address for the burst. The delay from the
start of the command until the data from the first cell appears on the outputs is equal to the value of the read
latency (RL). The data strobe output (DQS) is driven low one clock cycle before valid data (DQ) is driven onto
the data bus. The first bit of the burst is synchronized with the rising edge of the data strobe (DQS). Each sub-
sequent data-out appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The
RL is equal to an additive latency (AL) plus CAS latency (CL). The CL is defined by the Mode Register Set
(MRS). The AL is defined by the Extended Mode Register Set (EMRS).
Basic Burst Read Timing
CK, CK
DQS,
DQS
DQ
CK
DQS
t CH
t CL
t RPRE
t DQSQmax
t QH
t
RPST
DQSQmax
t
QH
t
DO
don’t care
Burst Read Operation: RL = 5 (AL = 2, CL = 3, BL = 4)
NOP
READ A
T0
T2
T1
T3
T4
T5
T6
T7
T8
Dout A0
Dout A1
Dout A2
Dout A3
RL = 5
AL = 2
CL = 3
NOP
<= tDQSCK
CMD
DQ
BRead523
DQS,
DQS
Post CAS
CK, CK
相關PDF資料 |
PDF描述 |
|---|---|
| V59C1512164QALJ25AH | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QALP37I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QAUJ5I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QAUP19AH | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QALP25E | 32M X 16 DDR DRAM, BGA92 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復。