參數(shù)資料
型號(hào): V58C2256804SHUR6
廠商: PROMOS TECHNOLOGIES INC
元件分類: DRAM
英文描述: 32M X 8 DDR DRAM, PBGA60
封裝: ROHS COMPLIANT, MO-233, FBGA-60
文件頁(yè)數(shù): 26/60頁(yè)
文件大小: 1125K
代理商: V58C2256804SHUR6
32
V58C2256(804/404/164)SH Rev. 1.1 July 2010
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SH
NOTE: (continued)
Read with Auto Precharge Enabled: See following text
Write with Auto Precharge Enabled: See following text
3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken
into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge
period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the
earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto
Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was
disabled. The access period starts with registration of the command and ends where the precharge period
(or tRP) begins.
During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled
states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; All
other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).
3b. This device supports “concurrent auto precharge”. This feature allows a read with auto precharge enabled, or
a write with auto precharge enabled, to be followed by any command to the other banks, as long as that com-
mand does not interrrupt the read or write data transfer, and all other related limitations apply (e.g. contention
between READ data and WRITE data must be avoided.)
3c. The minimum delay from a read or write command with auto precharge enable, to a command to a different
bank, is sumarized below, for both cases of “concurrent auto precharge,” supported or not:
4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the
current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE
enabled and READs or WRITEs with AUTO PRECHARGE disabled.
8. Requires appropriate DM masking.
9. A WRITE command may be applied after the completion of data output.
From
Command
To Command
(different bank)
Minimum Delay without
Concurrent Auto
Precharge Support
Minimum Delay with
Concurrent Auto
Precharge Support
Units
Write w/AP
Read or
Read w/AP
1+(BL/2)+(tWR/tCK)
(rounded up)
1+(BL/2)+tWTR
tCK
Write or
Write w/AP
1+(BL/2)+(tWR/tCK)
(rounded up)
BL/2
tCK
Precharge or
Activate
1tCK
Read w/AP
Read or
Read w/AP
BL/2
tCK
Write or
Write w/AP
CL(rounded up) + (BL/2)
tCK
Precharge or
Activate
1tCK
相關(guān)PDF資料
PDF描述
V58C2256324SHUZ5I 8M X 32 DDR DRAM, PBGA60
V58C2256404SHLB6I 64M X 4 DDR DRAM, PBGA60
V58C2256404SHLM5I 64M X 4 DDR DRAM, PBGA60
V58C2256404SHLZ4E 64M X 4 DDR DRAM, PBGA60
V58C2256404SHUR5 64M X 4 DDR DRAM, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V58C265164S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16
V58C265404S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4
V58C265804S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8
V58C3643204SAT 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 2M X 32 DDR SDRAM 4 X 512K X 32
V58C365164S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 4M X 16, 3.3VOLT