參數(shù)資料
型號(hào)： V54C465164VEJ8PC
廠商： PROMOS TECHNOLOGIES INC
元件分類： DRAM
英文描述： 4M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA60
封裝： GREEN, FBGA-60
文件頁(yè)數(shù)： 3/50頁(yè)
文件大?。?/td> 628K
代理商： V54C465164VEJ8PC
11
V54C465164VE Rev. 1.4 May 2006
ProMOS TECHNOLOGIES
V54C465164VE
Auto Precharge
Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing ac-
cepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is
high when a Read Command is issued, the Read with Auto-Precharge function is initiated. The SDRAM
automatically enters the precharge operation one clock before the last data out for CAS latencies 2, two
clocks for CAS latencies 3 and three clocks for CAS latencies 4. If CA10 is high when a Write Command is
issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge
operation a time delay equal to tWR (Write recovery time) after the last data in. Auto-Precharge does not
apply to full-page burst mode.
Precharge Command
There is also a separate precharge command available. When RAS and WE are low and CAS is high at a
clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define
banks as shown in the following list. The precharge command can be imposed one clock before the last data
out for CAS latency = 2, two clocks before the last data out for CAS latency = 3. Writes require a time delay
twr from the last data out to apply the precharge command. A full-page burst may be truncated with a Pre-
charge command to the same bank.
Bank Selection by Address Bits:
Burst Termination
Once a burst read or write operation has been initiated, there are several methods in which to terminate
the burst operation prematurely. These methods include using another Read or Write Command to interrupt
an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank,
or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future
Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read
or Write Command care must be taken to avoid I/O contention. The Burst Stop Command, however, has the
fewest restrictions making it the easiest method to use when terminating a burst operation before it has been
completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the
burst write cycle will be ignored. Data that is presented on the I/O pins before the Burst Stop Command is
registered will be written to the memory. The full-page burst is used in conjunction with Burst Terminate Com-
mand to generate arbitrary burst lengths.
A10
BA0
BA1
0
Bank 0
0
1
Bank 1
0
1
0
Bank 2
0
1
Bank 3
1
X
all Banks
相關(guān)PDF資料
PDF描述
V54FCT240DL Dual 4-Bit Inverting Buffer/Driver
V54FCT244DL Dual 4-Bit Non-Inverting Buffer/Driver
V54FCT245DL Single 8-bit Bus Transceiver
V54FCT373DL 8-Bit D-Type Latch
V54FCT374DL Octal D-Type Flip-Flop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V5-5/RK 4-0.3/0.3/0.3 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 5m, PVC, Yellow, U0986-00
V5-5/RK 4-1/1/1 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 5m, PVC, Yellow, U-16415
V5509 制造商:Assmann Electronics Inc 功能描述:Old Part V5509^ASSMANN
V550-A20 制造商:Omron Electronic Components LLC 功能描述:Bar Code Reader, Bcr With Standard Optics
V550E32 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*