- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359325 > V53C832L30 (Mosel Vitelic, Corp.) HIGH PERFORMANCE 3.3 VOLT 256K X 32 EDO PAGE MODE CMOS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號： | V53C832L30 |
| 廠商： | Mosel Vitelic, Corp. |
| 英文描述： | HIGH PERFORMANCE 3.3 VOLT 256K X 32 EDO PAGE MODE CMOS DYNAMIC RAM |
| 中文描述： | 高性能3.3伏256 × 32 EDO公司頁面模式的CMOS動態(tài)隨機(jī)存儲器 |
| 文件頁數(shù)： | 16/18頁 |
| 文件大小： | 178K |
| 代理商： | V53C832L30 |
16
V53C832L Rev. 1.6 August 1999
MOSEL VITELIC
V53C832L
Extended Data Output Page Mode
EDO Page operation permits all 512 columns
within a selected row of the device to be randomly
accessed at a high data rate. Maintaining RAS low
while performing successive CAS cycles retains the
row address internally and eliminates the need to re-
apply it for each cycle. The column address buffer
acts as a transparent or flow-through latch while
CAS is high. Thus, access begins from the occur-
rence of a valid column address rather than from the
falling edge of CAS, eliminating t
ASC
and t
T
from the
critical timing path. CAS latches the address into the
column address buffer. During EDO operation,
Read, Write, Read-Modify-Write or Read-Write-
Read cycles are possible at random addresses with-
in a row. Following the initial entry cycle into Hyper
Page Mode, access is t
CAA
or t
CAP
controlled. If the
column address is valid prior to the rising edge of
CAS, the access time is referenced to the CAS rising
edge and is specified by t
CAP
. If the column ad-
dress is valid after the rising CAS edge, access is
timed from the occurrence of a valid address and is
specified by t
CAA
. In both cases, the falling edge of
CAS latches the address and enables the output.
EDO provides a sustained data rate of 83 MHz for
applications that require high bandwidth such as bit-
mapped graphics or high-speed signal processing.
The following equation can be used to calculate the
maximum data rate:
Data Output Operation
The V53C832L Input/Output is controlled by OE,
CAS, WE and RAS. A RAS low transition enables
the transfer of data to and from the selected row
address in the Memory Array. A RAS high transition
disables data transfer and latches the output data if
the output is enabled. After a memory cycle is
initiated with a RAS low transition, a CAS low
transition or CAS low level enables the internal I/O
path. A CAS high transition or a CAS high level
disables the I/O path and the output driver if it is
enabled. A CAS low transition while RAS is high has
no effect on the I/O data path or on the output
drivers. The output drivers, when otherwise
enabled, can be disabled by holding OE high. The
OE signal has no effect on any data stored in the
output latches. A WE low level can also disable the
output drivers when CAS is low. During a Write
cycle, if WE goes low at a time in relationship to CAS
that would normally cause the outputs to be active,
it is necessary to use OE to disable the output
drivers prior to the WE low transition to allow Data In
Setup Time (t
DS
) to be satisfied.
Power-On
After application of the V
CC
supply, an initial
pause of 200
μ
s is required followed by a minimum
of 8 initialization cycles (any combination of cycles
containing a RAS clock). Eight initialization cycles
are required after extended periods of bias without
clocks (greater than the Refresh Interval).
During Power-On, the V
CC
current requirement of
the V53C832L is dependent on the input levels of
RAS and CAS. If RAS is low during Power-On, the
device will go into an active cycle and I
CC
will exhibit
current transients. It is recommended that RAS and
CAS track with V
CC
or be held at a valid V
IH
during
Power-On to avoid current surges.
Table 1. V53C832L Data Output
Operation for Various Cycle Types
Data Rate
511
t
RC
t
PC
×
+
----------------------------------------
=
Cycle Type
I/O State
Read Cycles
Data from Addressed
Memory Cell
CAS-Controlled Write
Cycle (Early Write)
High-Z
WE-Controlled Write
Cycle (Late Write)
OE Controlled. High
OE = High-Z I/Os
Read-Modify-Write Cycles
Data from Addressed
Memory Cell
EDO Read Cycle
Data from Addressed
Memory Cell
EDO Write Cycle
(Early Write)
High-Z
EDO Read-Modify-Write
Cycle
Data from Addressed
Memory Cell
RAS-only Refresh
High-Z
CAS-before-RAS
Refresh Cycle
Data remains as in
previous cycle
CAS-only Cycles
High-Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C832L35 | HIGH PERFORMANCE 3.3 VOLT 256K X 32 EDO PAGE MODE CMOS DYNAMIC RAM |
| V53C832L40 | HIGH PERFORMANCE 3.3 VOLT 256K X 32 EDO PAGE MODE CMOS DYNAMIC RAM |
| V54C3128164VBGA | 128Mbit SDRAM 3.3 VOLT, BGA PACKAGE |
| V54C3128804VBGA | 128Mbit SDRAM 3.3 VOLT, BGA PACKAGE |
| V54C3128404VBGA | 128Mbit SDRAM 3.3 VOLT, BGA PACKAGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C864K10L | 制造商:VITELIC 功能描述: |
| V53C864K80L | 制造商:VITELIC 功能描述: |
| V5-4/RK 4-0.3/0.3/0.3 | 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 4m, PVC, Yellow |
| V-5410EK | 制造商:Honeywell Sensing and Control 功能描述:V Basics |
| V541S001-6ZZ00-000 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。