- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300076 > V29C51001B-70J (MOSEL-VITELIC) 128K X 8 FLASH 5V PROM, 70 ns, PQCC32 PDF資料下載
參數(shù)資料
| 型號(hào)： | V29C51001B-70J |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | PROM |
| 英文描述： | 128K X 8 FLASH 5V PROM, 70 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 73K |
| 代理商： | V29C51001B-70J |
9
V29C51001T/V29C51001B Rev. 0.7 April 2000
MOSEL VITELIC
V29C51001T/V29C51001B
Functional Description
The V29C51001T/V29C51001B consists of 256
equally-sized sectors of 512 bytes each. The 8 KB
lockable Boot Block is intended for storage of the
system BIOS boot code. The boot code is the first
piece of code executed each time the system is
powered on or rebooted.
The V29C51001 is available in two versions: the
V29C51001T with the Boot Block address starting
from 1E000H to 1FFFFH, and the V29C51001B
with the Boot Block address starting from 00000H
to 1FFFFH.
Read Cycle
A read cycle is performed by holding both CE
and OE signals LOW. Data Out becomes valid only
when these conditions are met. During a read cycle
WE must be HIGH prior to CE and OE going LOW.
WE must remain HIGH during the read operation
for the read to complete (see Table 1).
Output Disable
Returning OE or CE HIGH, whichever occurs first
will terminate the read operation and place the l/O
pins in the HIGH-Z state.
Standby
The device will enter standby mode when the CE
signal is HIGH. The l/O pins are placed in the
HIGH-Z, independent of the OE signal.
Byte Program Cycle
The V29C51001T/V29C51001B is programmed
on a byte-by-byte basis. The byte program
operation is initiated by using a specific four-bus-
cycle sequence: two unlock program cycles, a
program setup command and program data
program cycles (see Table 2).
During the byte program cycle, addresses are
latched on the falling edge of either CE or WE,
whichever is last. Data is latched on the rising edge
of CE or WE, whichever is first. The byte program
cycle can be CE controlled or WE controlled.
Sector Erase Cycle
The V29C51001T/V29C51001B features a
sector erase operation which allows each sector to
be erased and reprogrammed without affecting
data stored in other sectors. Sector erase operation
is initiated by using a specific six-bus-cycle
sequence: Two unlock program cycles, a setup
command, two additional unlock program cycles,
and the sector erase command (see Table 2). A
sector must be first erased before it can be
reprogrammed. While in the internal erase mode,
the device ignores any program attempt into the
device. The internal erase completion can be
determined via DATA polling or toggle bit.
The V29C51001T/V29C51001B is shipped with
pre-erased sectors (all bits = 1).
8KB Boot Block
512
512
8KB Boot Block
V29C51001T
V29C51001B
1FFFFH
1E000H
00000H
01FFFH
51001-13
00000H
8KB Boot Block = 16 Sectors
Table 1. Operation Modes Decoding
Decoding Mode
CE
OE
WE
A0
A1
A9
I/O
Read
VIL
VIH
A0
A1
A9
READ
Byte Write
VIL
VIH
VIL
A0
A1
A9
PD
Standby
VIH
XXXXX
HIGH-Z
Autoselect Device ID
VIL
VIH
VIL
VH
CODE
Autoselect Manufacture ID
VIL
VIH
VIL
VH
CODE
Enabling Boot Block Protection Lock
VIL
VH
VIL
XX
VH
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V300A3V3C364BL | 1-OUTPUT 264 W DC-DC REG PWR SUPPLY MODULE |
| V300A48C500A3L | 1-OUTPUT 500 W DC-DC REG PWR SUPPLY MODULE |
| V300A48C500A3S | 1-OUTPUT 500 W DC-DC REG PWR SUPPLY MODULE |
| V300A5T200A2 | 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE |
| V300A5M200A | 1-OUTPUT 200 W DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V29C51001B-70P | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-70T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-90J | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-90P | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C51001B-90T | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。